



8-axis / 4-axis / 2-axis motion control LSI

X7083A / X7043A / X7023A

User's Manual

Rev.2.2

Kyopal Co., Ltd.

MNLX7000A_Rev.2.2_e_190626

1. Overview of X7083A/X7043A/X7023A	2
1-1 Introduction.....	2
1-2 Features	2
1-3 Block Diagram	4
1-3-1 Overall Block Diagram and I/O Signals	4
1-3-2 Circuit Block Diagram for Axes #1 to #8	4
1-4 Specifications List.....	5
1-5 Package Dimension Diagram.....	6
1-5-1 X7083A	6
1-5-2 X7043A	7
1-5-3 X7023A	8
1-6 Pin Layout, Terminal Description.....	9
1-6-1 Terminal Description	9
1-6-2 Pin Lay-out	15
1-7 System Configuration	17
1-8 Example of Interfacing with CPU	18
1-8-1 Example of Interfacing with Z80	18
1-8-2 Example of Interfacing with 68000	18
2. Address Allocation and Data Read/Write	19
2-1 Address Allocation	19
3. Command Types and Functions	20
3-1 Command Write	20
3-2 Command List	20
4. Registers and Internal Counters	26
4-1 Register and Counter List	26
4-2 Read/Write of Registers and Counters	27
4-2-1 Read/Write of a 1-byte Register	27
4-2-2 Read/Write of a 2-byte Register	27
4-2-3 Read/Write of a 3-byte Register or Counter	27
4-2-4 Read/write of a 4-byte Counter	27

5. Parameters Related to Pulse Output 28

5-1	Parameter Types.....	28
5-1-1	Frequency Multiplication Ratio Setting Register (Register R0)	28
5-1-2	Output Pulse Count Setting Register (Register R1)	28
5-1-3	Deceleration Start Point Setting Register (Register R2)	28
5-1-4	Startup Frequency Setting Register (Register R3)	28
5-1-5	Maximum Frequency Setting Register (Register R4)	28
5-1-6	Acceleration Rate Setting Register (Register R5)	28
5-1-7	Deceleration Rate Setting Register (Register R6)	28
5-1-8	S-shaped Acceleration/Deceleration Section Setting Register (Register R7)	29
5-1-9	Linear Interpolation Base Setting Register(Register R8)	29
5-2	Parameter Calculation Formulae	30

6. Initial Setting Registers 31

6-1	Functions of Initial Setting Registers	31
6-1-1	Pulse Output Initial Setting Register	31
6-1-2	Encoder Input/Output Initial Setting Register	32
6-1-3	Counter A/B Initial Setting Register	32
6-1-4	Input Initial Setting Register	33
6-1-5	Input Logic Initial Setting Registers I and II	33
6-1-6	Initial Setting Register (F) for Input Filter	34
6-1-7	Initial Setting Register for Output	34
6-1-8	Initial Setting Register for Output Logic	35

7. Control Mode Registers 36

7-1	Functions of Control Mode Registers	36
7-1-1	Operation Control Mode Setting Register	36
7-1-2	Counter A and B Control Register	38
7-1-3	CLR Output Control Mode Register	38
7-1-4	Comparator Control Mode Register.....	39

8. Interrupt Function 40

8-1	Interrupt Mask Registers	40
8-1-1	Pulse Oscillation Interrupt Mask Register	40
8-1-2	Counter Interrupt Mask Register	40
8-1-3	Sensor Interrupt Mask Register	41
8-1-4	Comparator Interrupt Mask Register	41
8-2	Interrupt Flag Registers	41
8-2-1	Pulse Oscillation Interrupt Flag Register	41
8-2-2	Counter Interrupt Flag Register	42
8-2-3	Sensor Interrupt Flag Register	42
8-2-4	Comparator Interrupt Flag Register	42

9. Status Registers 43

9-1	Main Status	43
9-1-1	Operation Status	43
9-1-2	Interrupt Status	43
9-1-3	Interrupt Axis Status	43
9-2	Auxiliary Status	44
9-2-1	Sensor Status	44
9-2-2	Normal StopFactor Status	45
9-2-3	Error Stop Factor Status	45
9-2-4	General-Purpose Input Status	46
9-2-5	Comparator Status	46

10. Application Example 47

10-1	Initial Setting	47
10-2	Control Mode Setting	49
10-3	Parameter Setting	51
10-4	Index Drive	54
10-5	Return-to-Origin Operation	56
10-6	Linear Interpolation Drive	61
10-6-1	Hardware Note	61
10-6-2	Flow of Linear Interpolation Drive	61

11. Electrical Characteristics **65**

11-1	Absolute Maximum Rating (V _{ss} = 0V)	65
11-2	Recommended Operating Condition (V _{ss} = 0V)	65
11-3	DC Characteristics	66
11-3-1	DC Characteristics (V _{ddIO} = 5V ± 10%, T _a = 40 to +85 °C).....	66
11-3-2	DC Characteristics (V _{ddIO} = 3.3 V ± 10%, T _a = -40 to +85 °C)	67
11-4	Switching Characteristics	68
11-4-1	CPU Interface (V _{ddIO} = 5V ± 10%, V _{ddINT} = 3.3V ± 10%, T _a = -40 to +85 °C).....	68
11-4-2	CPU Interface (V _{ddIO} = 3.3V ± 10%, V _{ddINT} = 3.3V ± 10%, T _a = -10 to +85 °C)....	68
11-4-3	Encoder Interface	69
11-4-4	Input and Output Interface	71

12. Precautions for soldering mounting of this product **72**

13. Revision history **73**

- Non-use status of main environmental impact chemical substances of this product -

1. Corresponds to the European Revised RoHs Directive (2011/65 / EU).
 2. It complies with the European Packaging Directive (94/62 / EC) and the US Packaging Regulations.
 3. The following ozone-depleting substances are not used in the manufacturing process of this product.
 - Substances listed in the Montriol Protocol Annex A, B, E, C-II, C-III
 - Alternative fluorocarbons (Montriol Protocol Annex CI)
 4. The following chemical substances are not used in this product.
 - a s b e s t o s
 - UV absorber
 - 2- (2H-1,2,3-benzotriazol-2-yl) -4,6-di-tert-butylphenol
 - Tetrachloro dianhydride, phthalic anhydride, hexachlorobenzene (HCB) (118-74-1)
 5. This product does not contain or retain PFOS.
-

1. Overview of X7083A/X7043A/X7023A

1-1 Introduction

X7083A/X7043A/X7023A is an LSI that generates a pulse for controlling the speed and positioning of pulse train input-type servo motors and stepping motors. X7083A enables 8-axis control, X7043A enables 4-axis control, X7023A enables 2-axis control.

This unit is comprised of an S-shaped or linear acceleration/deceleration pulse generator, a linear interpolation divider, an automatic deceleration point calculator based on trapezoidal or triangular drive, multi-counter and encoder inputs that can be used as the current position counter or deviation counter, a return-to-origin sensor interface, a limit sensor interface, a servo drive interface, an 8-bit general-purpose input, and an 8-bit general-purpose output.

Since X7083A/X7043A/X7023A provides an interface with a host CPU, it can be used as a peripheral LSI.

1-2 Features

CPU interface

Applicable microcomputers:	80 series, 68 series, etc.
Address occupancy:	6 bits (64 bytes) for X7083A, 5 bits (32 bytes) for X7043A, and 4 bits (16 bytes) for X7023A
Data bit width:	8 bits

Drive commands

Index drive:	
Continuous pulse drive:	
Return-to-origin drive:	
Sensor positioning drive:	

Drive modes

Acceleration/deceleration mode:	S-shaped (sine, parabolic), linear
Deceleration start point:	Automatic calculation, manual setting, offset setting
Synchronization mode:	Multi-axis linear interpolation, sync start

Encoder counter

Number of counters:	2
Bit length:	24 bits/32 bits switchable
Count inputs:	Internal pulse only, external-input pulses only, Internal pulse and external-input pulses

Encoder converter inputs

Number of channels:	1 channel
Input format:	2-clock, 2-phase clock with 90° phase error
Multiplication:	1/2/4 multiplication

Comparator

Bit length:	24 bits
Comparison targets:	Register and counter, counter and counter
Comparison methods:	= , >
Comparison output:	1 point (= or >), only for X7043A and X7023A


I/O

Inputs:	8
Outputs	8
Other functions	
Independent setting functions for accelerator and decelerator	
Timer function	
Input filtering function	
Interrupt function	
I/O logic switching function	
Status functions	
Clock:	20.0 MHz (max.), 16.384 MHz or 19.6608 MHz recommended
Technology:	CMOS
Power source:	Internal voltage: 3.3 V ±10% IO voltage: 5 V ±10% or 3.3 V ±10%
Operating temperatures:	0 to +85
Package:	X7083A 208-pin LQFP 28 × 28 × 1.7 (mm)、0.5 pitch (mm) X7043A 144-pin LQFP 20 × 20 × 1.7 (mm)、0.5 pitch (mm) X7023A 100-pin TQFP 14 × 14 × 1.2 (mm)、0.5 pitch (mm) Lead-free specification: Sn-1 to 4Bi solder


1-3 Block Diagram

Figure 1-1: Block Diagram

1-3-1 Overall Block Diagram and I/O Signals



1-3-2 Circuit Block Diagram for Axes #1 to #8



Only X7043A and X7023A have CP0-3, ERROR, and CMP. X7083A has axes #1 to #8, X7043A axes #1 to #4, and X7023A axes #1 to #2.

1-4 Specifications List


Table 1-1: Specifications List

Item	Specifications
Supply voltage	Internal voltage 3.3 V \pm 10% I/O voltage 5 V \pm 10% or 3.3V \pm 10%
Input level	TTL level (5VIO)、LVTTTL level (3.3VIO)
output level	CMOS level (5VIO)、LVCMOS level (3.3VIO)
Max. input clock (f)	20.0 MHz (max), 16.384 MHz or 19.6608 MHz recommended
Max. output frequency	Linear acceleration/deceleration: 5 Mpps S-shaped acceleration/deceleration: 3.05 Mpps
Acceleration/deceleration time	Approx. 8 ms to 131 s (16382 steps, f = 16.384 MHz)
Output pulse count setting range (R ₁)	1 to 16,777,215
Deceleration start point setting range (R ₂)	0 to 16,777,215 (manual setting) -8388608 to 8388607 (auto-calculated offset setting)
Frequency multiplication ratio setting range (R ₀)	1 to 4095
Frequency setting step count (R ₃ ,R ₄)	Linear acceleration/deceleration, S-shaped acceleration/deceleration and deceleration point manual setting mode: 1 to 16383 S-shaped acceleration/deceleration and deceleration start point automatic calculation mode: 1 to 10000
Acceleration/deceleration rate setting range (R ₅ ,R ₆)	1 to 16383
S-shaped section setting range (R ₇)	1 to 8191
Sensor input sensitivity setting range (F)	0 to 255 Approx. 0.98 to 250 μ s (f = 16.384 MHz)
Driver interface	Outputs: Clock output: Gate control/2-clock switchable, logic switchable 1-shot output: Approx. 1.9 μ s (f = 16.384 MHz), logic switchable Servo ON output: General-purpose output Inputs: Driver alarm input: 1 point per axis, logic switchable Positioning end input: 1 point per axis, logic switchable
Sensor inputs	End limit inputs: 2 points, +/- directions, logic switchable Slow-down inputs: 2 points, +/- directions, logic switchable Slow-down/slow-down stop switchable Origin input: 2 points per axis, origin and Z phase, logic switchable Mark sensor input: 1 point per axis, logic switchable
General-purpose inputs/outputs	Inputs: 8 points Outputs: 8 points
Encoder interface	Input: One channel per axis, 2 clocks, 1/2/4 multiplication
Other inputs/outputs	Sync start input: 1 point Counter clear inputs: 1 point per axis Comparator output: 1 point per axis (only for X7043A and X7023A)
Operating temperatures	-40 to +85°C
Storage temperatures	-65 to +150°C
Dimensions	X7083A 208PIN LQFP 28 x 28(mm) X7043A 144PIN LQFP 20 x 20(mm) X7023A 100PIN TQFP 14 x 14(mm) Lead-free specification Sn-1 to 4Bi solder

1-5 Package Dimension Diagram

1-5-1 X7083A

Figure 1-2: Package Dimension Diagram (X7083A)




Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	27.90	28.00	28.10
E	27.90	28.00	28.10
A	-	-	1.70
A_1	0.00	0.10	0.20
A_2	1.30	1.40	1.50
\square	-	0.50	-
b	0.17	0.22	0.27
c	0.09	0.15	0.20
θ	0°	5°	10°
L	0.30	0.50	0.75
L_1	0.80	1.00	1.20
H_D	29.60	30.00	30.40
H_E	29.60	30.00	30.40
x	-	-	0.08
y	-	-	0.08

1 = 1mm

1-5-2 X7043A

Figure 1-3: Package Dimension Diagram (X7043A)

(unit : mm)




Symbol	Dimension in Millimeters		
	Min	Nom	Max
E	-	20	-
D	-	20	-
A_{max}	-	-	1.7
A_1	-	0.1	-
A_2	-	1.4	-
\square	-	0.5	-
b	0.17	-	0.27
c	0.09	-	0.2
θ	0°	-	10°
L	0.3	-	0.75
L_1	-	1	-
H_E	-	22	-
H_D	-	22	-
y	-	-	0.08

1 = 1mm

1-5-3 X7023A

Figure 1-4: Package Dimension Diagram (X7023A)

(unit : mm)



Symbol	Dimension in Millimeters		
	Min	Nom	Max
E	-	14	-
D	-	14	-
A_{max}	-	-	1.2
A_1	-	0.1	-
A_2	-	1	-
ϕ	-	0.5	-
b	0.13	-	0.27
c	0.09	-	0.2
θ	0°	-	10°
L	0.3	-	0.75
L_1	-	1	-
H_E	-	16	-
H_D	-	16	-
y	-	-	0.08

1 = 1mm

1-6 Pin Layout, Terminal Description

1-6-1 Terminal Description

Table 1-2: Terminal Description

Terminal No.			Signal	I/O	Logic	Description
X7083A	X7043A	X7023A				
26, 78, 130, 182	54, 126	37, 87	VddINT	-		+3.3 V \pm 10% power input.
8, 11, 17, 23, 37, 49, 55, 61, 72, 85, 100, 115, 134, 151, 168, 186, 203	7, 19, 46, 58, 79, 98, 117, 138	7, 18, 44, 54, 73, 94	VddIO	-		+5 V \pm 10% or 3.3V \pm 10% power input.
9, 12, 18, 24, 27, 38, 40, 50, 56, 62, 73, 79, 86, 101, 116, 131, 135, 152, 169, 183, 187, 204	9, 14, 21, 30, 47, 55, 59, 80, 99, 118, 127, 139	9, 20, 28, 38, 45, 55, 74, 88, 95	GND	-		0 V power input.
10	8	8	CLK	I	+	Reference clock input. Max. input frequency 20 MHz. Duty 50 \pm 10%
25	20	19	$\overline{\text{RST}}$	I	-	Rest signal. The LSI is reset when Low input of more than 3 reference clock periods is input.
34	27	25	$\overline{\text{CS}}$	I	-	Chip select signal. This LSI can be accessed when this pin goes Low.
35	28	26	$\overline{\text{RD}}$	I	-	Read enable signal. Data can be read out when $\overline{\text{CS}}$ is Low and $\overline{\text{RD}}$ is Low.
36	29	27	$\overline{\text{WR}}$	I	-	Write enable signal. Data can be loaded at the positive-going edge of $\overline{\text{WR}}$ from Low to High while $\overline{\text{CS}}$ is Low.
33 32 31 30 29 28	26 25 24 23 22 -	24 23 22 21 - -	A0 A1 A2 A3 A4 A5	I	+	6-bit address bus from A0 (LSB) to A5 (MSB).
22 21 20 19 16 15 14 13	18 17 16 15 13 12 11 10	17 16 15 14 13 12 11 10	D0 D1 D2 D3 D4 D5 D6 D7	I/O	+	8-bit 2-directional data bus from D0 (LSB) to D7 (MSB) is used to transfer data between the LSI and host. The output buffer of these pins are tri-state buffers.

Table 1-2: Terminal Description

Terminal No.			Signal	I/O	Logic	Description
X7083A	X7043A	X7023A				
39	31	29	$\overline{\text{INT}}$	O	+-	Interrupt request signal, which goes active according to factors including the pulse output, counter, sensor and comparator. This pin goes Low or High impedance state. The $\overline{\text{INT}}$ output can be masked with the interrupt control register. The interrupt request can be canceled by wiring the interrupt flag reset command corresponding to each interrupt factor.
2 193 174 157 140 121 104 87	143 122 103 84 - - - -	99 78 - - - - - -	$\overline{\text{ALM1}}$ $\overline{\text{ALM2}}$ $\overline{\text{ALM3}}$ $\overline{\text{ALM4}}$ $\overline{\text{ALM5}}$ $\overline{\text{ALM6}}$ $\overline{\text{ALM7}}$ $\overline{\text{ALM8}}$	I	+-	Driver alarm emergency stop unit. The input logic can be switched with the input setting register. The input sensitivity can be set to between 16 and 4096 times the reference clock period by means of the input sensitivity setting register.
205 188 167 150 133 114 97 80	136 115 96 77 - - - -	92 71 - - - - - -	$+\overline{\text{EL1}}$ $+\overline{\text{EL2}}$ $+\overline{\text{EL3}}$ $+\overline{\text{EL4}}$ $+\overline{\text{EL5}}$ $+\overline{\text{EL6}}$ $+\overline{\text{EL7}}$ $+\overline{\text{EL8}}$	I	+-	+direction immediate stop end limit input. The input logic can be switched with the input setting register. The input sensitivity can be set to between 16 and 4096 times the reference clock period by means of the input sensitivity setting register.
202 185 166 149 132 113 96 77	135 114 95 76 - - - -	91 70 - - - - - -	$-\overline{\text{EL1}}$ $-\overline{\text{EL2}}$ $-\overline{\text{EL3}}$ $-\overline{\text{EL4}}$ $-\overline{\text{EL5}}$ $-\overline{\text{EL6}}$ $-\overline{\text{EL7}}$ $-\overline{\text{EL8}}$	I	+-	- direction immediate stop end limit input. The input logic can be switched with the input setting register. The input sensitivity can be set to between 16 and 4096 times the reference clock period by means of the input sensitivity setting register.
201 184 165 148 129 112 95 76	134 113 94 75 - - - -	90 69 - - - - - -	$+\overline{\text{SLD1}}$ $+\overline{\text{SLD2}}$ $+\overline{\text{SLD3}}$ $+\overline{\text{SLD4}}$ $+\overline{\text{SLD5}}$ $+\overline{\text{SLD6}}$ $+\overline{\text{SLD7}}$ $+\overline{\text{SLD8}}$	I	+-	+ direction slow-down limit input. Slow-down and slow-down stop can be switched with the input mode setting register. The input sensitivity can be set to between 16 and 4096 times the reference clock period by means of the input sensitivity setting register. Level or edge operation.

Table 1-2: Terminal Description

Terminal No.			Signal	I/O	Logic	Description
X7083A	X7043A	X7023A				
200	133	89	$\overline{\text{-SLD1}}$	I	+-	- direction slow-down limit input. Slow-down and slow-down stop can be switched with the input mode setting register. The input sensitivity can be set to between 16 and 4096 times the reference clock period by means of the input sensitivity setting register. Level or edge operation.
181	112	68	$\overline{\text{-SLD2}}$			
164	93	-	$\overline{\text{-SLD3}}$			
147	74	-	$\overline{\text{-SLD4}}$			
128	-	-	$\overline{\text{-SLD5}}$			
111	-	-	$\overline{\text{-SLD6}}$			
94	-	-	$\overline{\text{-SLD7}}$			
75	-	-	$\overline{\text{-SLD8}}$			
206	137	93	$\overline{\text{ORG1}}$	I	+-	Origin sensor input. With the return-to-coordinate-basic-origin drive, the return-to-origin operation is based on either the $\overline{\text{ORG}}$ input alone or the $\overline{\text{ORG}}$ and $\overline{\text{EZ}}$ (Encoder phase Z) inputs. The input sensitivity is 1 or 16 times the reference clock period.
189	116	72	$\overline{\text{ORG2}}$			
170	97	-	$\overline{\text{ORG3}}$			
153	78	-	$\overline{\text{ORG4}}$			
136	-	-	$\overline{\text{ORG5}}$			
117	-	-	$\overline{\text{ORG6}}$			
98	-	-	$\overline{\text{ORG7}}$			
81	-	-	$\overline{\text{ORG8}}$			
207	140	96	$\overline{\text{EZ1}}$	I	+-	Encoder phase Z input. With the return-to-origin operation using the $\overline{\text{ORG}}$ and $\overline{\text{EZ}}$ inputs according to the return-to-coordinate-basic-origin drive, the operation stops when the $\overline{\text{EZ}}$ input is activated after deceleration, started by $\overline{\text{ORG}}$ going active, has completed. The input sensitivity is an edge operation based on sampling at the reference clock period.
190	119	75	$\overline{\text{EZ2}}$			
171	100	-	$\overline{\text{EZ3}}$			
154	81	-	$\overline{\text{EZ4}}$			
137	-	-	$\overline{\text{EZ5}}$			
118	-	-	$\overline{\text{EZ6}}$			
99	-	-	$\overline{\text{EZ7}}$			
82	-	-	$\overline{\text{EZ8}}$			
3	144	100	$\overline{\text{INP1}}$	I	+-	Servo driver positioning completion input. If the initial setting register has been set to turn the stop flag ON at the completion of positioning, the operation completion flag is set ON when the $\overline{\text{INP}}$ input becomes active after the completion of the pulse output. In case of normal stop interrupt, the $\overline{\text{INT}}$ output becomes activate similarly.
194	123	79	$\overline{\text{INP2}}$			
175	104	-	$\overline{\text{INP3}}$			
158	85	-	$\overline{\text{INP4}}$			
141	-	-	$\overline{\text{INP5}}$			
122	-	-	$\overline{\text{INP6}}$			
105	-	-	$\overline{\text{INP7}}$			
88	-	-	$\overline{\text{INP8}}$			
199	132	86	$\overline{\text{MARK1}}$	I	+-	Sensor positioning start input. When the sensor positioning drive is used, the set number of pulses are output when the $\overline{\text{MARK}}$ input becomes active. The input sensitivity is 1 or 16 times the reference clock period.
180	111	67	$\overline{\text{MARK2}}$			
163	92	-	$\overline{\text{MARK3}}$			
146	73	-	$\overline{\text{MARK4}}$			
127	-	-	$\overline{\text{MARK5}}$			
110	-	-	$\overline{\text{MARK6}}$			
93	-	-	$\overline{\text{MARK7}}$			
74	-	-	$\overline{\text{MARK8}}$			

Table 1-2: Terminal Description

Terminal No.			Signal	I/O	Logic	Description
X7083A	X7043A	X7023A				
48	45	43	$\overline{\text{IN0}}$	I	-	$\overline{\text{IN0}}$ (LSB) to $\overline{\text{IN7}}$ (MSB) form an 8-bit parallel input. Interrupt is possible at the change of $\overline{\text{IN0}}$ from High to Low.
47	44	42	$\overline{\text{IN1}}$			
46	43	41	$\overline{\text{IN2}}$			
45	42	40	$\overline{\text{IN3}}$			
44	41	39	$\overline{\text{IN4}}$			
43	40	36	$\overline{\text{IN5}}$			
42	39	35	$\overline{\text{IN6}}$			
41	38	34	$\overline{\text{IN7}}$			
71	64	58	$\overline{\text{CLRA1}}$	I	-	Multi-counter A is cleared to 0 when $\overline{\text{CLRA}}$ is Low. The level and edge operations can be switched.
70	63	57	$\overline{\text{CLRA2}}$			
69	62	-	$\overline{\text{CLRA3}}$			
68	61	-	$\overline{\text{CLRA4}}$			
67	-	-	$\overline{\text{CLRA5}}$			
66	-	-	$\overline{\text{CLRA6}}$			
65	-	-	$\overline{\text{CLRA7}}$			
64	-	-	$\overline{\text{CLRA8}}$			
7	4	4	$\overline{\text{POUT1}}$	O	+-	Instruction pulse output. Outputs the CW pulse when the 2-pulse method is used or outputs the pulse output when the pulse/direction method is used. The output logic can be switched with the output logic register.
198	129	83	$\overline{\text{POUT2}}$			
179	108	-	$\overline{\text{POUT3}}$			
162	89	-	$\overline{\text{POUT4}}$			
145	-	-	$\overline{\text{POUT5}}$			
126	-	-	$\overline{\text{POUT6}}$			
109	-	-	$\overline{\text{POUT7}}$			
92	-	-	$\overline{\text{POUT8}}$			
6	3	3	$\overline{\text{PDIR1}}$	O	+-	Direction output or instruction pulse output. Outputs the CCW pulse when the 2-pulse method is used or outputs the direction output when the pulse/direction method is used. The output logic can be switched with the output logic register.
197	128	82	$\overline{\text{PDIR2}}$			
178	107	-	$\overline{\text{PDIR3}}$			
161	88	-	$\overline{\text{PDIR4}}$			
144	-	-	$\overline{\text{PDIR5}}$			
125	-	-	$\overline{\text{PDIR6}}$			
108	-	-	$\overline{\text{PDIR7}}$			
91	-	-	$\overline{\text{PDIR8}}$			
4	1	1	$\overline{\text{CLR1}}$	O	+-	1-shot or general-purpose output for clearing the deviation counter of the servo driver. The 1-shot and general-purpose outputs can be switched with the initial setting register of the output. The pulse duration of shot is 32 times the reference clock period. The output logic can be switched with the output logic register.
195	124	80	$\overline{\text{CLR2}}$			
176	105	-	$\overline{\text{CLR3}}$			
159	86	-	$\overline{\text{CLR4}}$			
142	-	-	$\overline{\text{CLR5}}$			
123	-	-	$\overline{\text{CLR6}}$			
106	-	-	$\overline{\text{CLR7}}$			
89	-	-	$\overline{\text{CLR8}}$			

Table 1-2: Terminal Description

Terminal No.			Signal	I/O	Logic	Description
X7083A	X7043A	X7023A				
5	2	2	$\overline{\text{SON1}}$	O	-	Servo ON output for the servo driver. Can be used as the general-purpose output
196	125	81	$\overline{\text{SON2}}$			
177	106	-	$\overline{\text{SON3}}$			
160	87	-	$\overline{\text{SON4}}$			
143	-	-	$\overline{\text{SON5}}$			
124	-	-	$\overline{\text{SON6}}$			
107	-	-	$\overline{\text{SON7}}$			
90	-	-	$\overline{\text{SON8}}$			
60	57	53	$\overline{\text{OUT0}}$	O	-	OUT0 (LSB) to OUT7 (MSB) form an 8-bit parallel, general-purpose output. The 8 bits can be rewritten simultaneously while the bit operation of each bit is possible.
59	56	52	$\overline{\text{OUT1}}$			
58	53	51	$\overline{\text{OUT2}}$			
57	52	50	$\overline{\text{OUT3}}$			
54	51	49	$\overline{\text{OUT4}}$			
53	50	48	$\overline{\text{OUT5}}$			
52	49	47	$\overline{\text{OUT6}}$			
51	48	46	$\overline{\text{OUT7}}$			
-	6	6	$\overline{\text{ERROR1}}$	O	+-	Error stop monitoring output. Goes Low in case of error stop due to ALM, +EL and -EL. Goes High when the stop flag is reset. The output logic can be switched with the output logic register. This function is not available for X7083A.
-	131	85	$\overline{\text{ERROR2}}$			
-	110	-	$\overline{\text{ERROR3}}$			
-	91	-	$\overline{\text{ERROR4}}$			
-	5	5	$\overline{\text{MOVE1}}$	O	+-	Monitoring output in the pulse output. Goes Low while pulses are output. The output logic can be switched with the output logic register. This function is not available for X7083A.
-	130	84	$\overline{\text{MOVE2}}$			
-	109	-	$\overline{\text{MOVE3}}$			
-	90	-	$\overline{\text{MOVE4}}$			
1	142	98	$\overline{\text{EA1}}$	I	-	Phase A input of encoder input. The 2-clock method and the 1/2/4 multiplication of the 90° phase difference can be selected with the initial setup of the encoder input/output.
192	121	77	$\overline{\text{EA2}}$			
173	102	-	$\overline{\text{EA3}}$			
156	83	-	$\overline{\text{EA4}}$			
139	-	-	$\overline{\text{EA5}}$			
120	-	-	$\overline{\text{EA6}}$			
103	-	-	$\overline{\text{EA7}}$			
84	-	-	$\overline{\text{EA8}}$			

Table 1-2: Terminal Description

Terminal No.			Signal	I/O	Logic	Description															
X7083A	X7043A	X7023A																			
208	141	97	$\overline{\text{EB1}}$	I	-	Phase B input of encoder input. The 2-clock method and the 1/2/4 multiplication of the 90° phase difference can be selected with the initial setup of the encoder input/output.															
191	120	76	$\overline{\text{EB2}}$																		
172	101	-	$\overline{\text{EB3}}$																		
155	82	-	$\overline{\text{EB4}}$																		
138	-	-	$\overline{\text{EB5}}$																		
119	-	-	$\overline{\text{EB6}}$																		
102	-	-	$\overline{\text{EB7}}$																		
83	-	-	$\overline{\text{EB8}}$																		
-	37	33	$\overline{\text{CMP1}}$	O	-	Comparison output between a comparator register and counter (A, B or C) or between counters. = and > can be switched with the comparator control register. This function is not available for X7083A.															
-	36	32	$\overline{\text{CMP2}}$																		
-	35	-	$\overline{\text{CMP3}}$																		
-	34	-	$\overline{\text{CMP4}}$																		
63	60	56	$\overline{\text{SYNC}}$	I	-	Sync start input. When the sync start mode is activated, the pulse starts to be output when $\overline{\text{SYNC}}$ changes from High to Low.															
-	72	66	$\overline{\text{CP0}}$	I/O	-	Linear interpolation status inputs/outputs. When linear interpolation is performed by using several units of the LSI, connect CP0, CP1, CP2 and CR3 of the LSIs respectively with wired OR. The output buffer is an open-drain buffer. The functions of the terminals are listed below. <table style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Priority</th> <th></th> <th></th> </tr> </thead> <tbody> <tr> <td>1</td> <td>$\overline{\text{CP0}}$</td> <td>Immediate stop</td> </tr> <tr> <td>2</td> <td>$\overline{\text{CP1}}$</td> <td>Deceleration/stop</td> </tr> <tr> <td>3</td> <td>$\overline{\text{CP2}}$</td> <td>Constant speed</td> </tr> <tr> <td>4</td> <td>$\overline{\text{CP3}}$</td> <td>Deceleration</td> </tr> </tbody> </table> This terminal is not available for X7083A.	Priority			1	$\overline{\text{CP0}}$	Immediate stop	2	$\overline{\text{CP1}}$	Deceleration/stop	3	$\overline{\text{CP2}}$	Constant speed	4	$\overline{\text{CP3}}$	Deceleration
Priority																					
1	$\overline{\text{CP0}}$	Immediate stop																			
2	$\overline{\text{CP1}}$	Deceleration/stop																			
3	$\overline{\text{CP2}}$	Constant speed																			
4	$\overline{\text{CP3}}$	Deceleration																			
-	71	65	$\overline{\text{CP1}}$																		
-	70	64	$\overline{\text{CP2}}$																		
-	69	63	$\overline{\text{CP3}}$																		
-	32,33,65, 66,67,68	30,31,59, 60,61,62	NC			No connection.															


[Note] 1. $\overline{\text{INT}}$ is an open drain output.

2. $\overline{\text{ALM}}$, $\overline{+\text{EL}}$, $\overline{-\text{EL}}$, $\overline{+\text{SLD}}$, $\overline{-\text{SLD}}$, $\overline{\text{ORG}}$, $\overline{\text{EZ}}$, $\overline{\text{INP}}$, $\overline{\text{MARK}}$, $\overline{\text{IN0-7}}$, $\overline{\text{EA}}$, $\overline{\text{EB}}$, $\overline{\text{SYNC}}$, and $\overline{\text{CLRA}}$ are inputs with built-in pull-up resistance.

3. $\overline{\text{CP0-3}}$ is an input/output with built-in pull-up resistance.

1-6-2 Pin Lay-out

Figure 1-5: Pin Lay-out



Pin	Signal	Pin	Signal
1	CLR1	108	POUT3
2	SON1	107	PDIR3
3	PDIR1	106	SON3
4	POUT1	105	CLR3
5	MOVE1	104	INP3
6	ERROR1	103	ALM3
7	VddIO	102	EA3
8	CLK	101	EB3
9	GND	100	EZ3
10	D7	99	GND
11	D6	98	VddIO
12	D5	97	ORG3
13	D4	96	+EL3
14	GND	95	-EL3
15	D3	94	+SLD3
16	D2	93	-SLD3
17	D1	92	MARK3
18	D0	91	ERROR4
19	VddIO	90	MOVE4
20	RST	89	POUT4
21	GND	88	PDIR4
22	A4	87	SON4
23	A3	86	CLR4
24	A2	85	INP4
25	A1	84	ALM4
26	GND	83	EA4
27	A0	82	EB4
28	CS	81	EZ4
29	RD	80	GND
30	WR	79	VddIO
31	INT	78	ORG4
32	NC	77	+EL4
33	NC	76	-EL4
34	CMP3	75	+SLD4
35	CMP4	74	-SLD4
36	CMP2	73	MARK4
37	CMP1	72	CP0
38	IN7	71	CP1
39	IN6	70	CP2
40	IN5	69	CP3
41	IN4	68	NC
42	IN3	67	NC
43	IN2	66	NC
44	IN1	65	NC
45	IN0	64	CLRA1
46	VddIO	63	CLRA2
47	GND	62	CLRA3
48	OUT7	61	CLRA4
49	OUT6	60	SYNC
50	OUT5	59	GND
51	OUT4	58	VddIO
52	OUT3	57	OUT0
53	OUT2	56	OUT1
54	VddINT	55	GND
55	GND	54	OUT2
56	VddIO	53	OUT3
57	OUT2	52	OUT4
58	CLRA1	51	OUT5
59	CLRA2	49	OUT6
60	SYNC	48	OUT7
61	GND	47	GND
62	VddIO	46	VddIO
63	OUT0	45	IN0
64	OUT1	44	IN1
65	OUT2	43	IN2
66	OUT3	42	IN3
67	OUT4	41	IN4
68	OUT5	40	IN5
69	OUT6	39	IN6
70	OUT7	38	IN7
71	GND	37	CMP1
72	VddIO		
73	CLRA1		
74	CLRA2		
75	CLRA3		
76	CLRA4		
77	SYNC		
78	GND		
79	VddIO		
80	OUT0		
81	OUT1		
82	OUT2		
83	OUT3		
84	OUT4		
85	OUT5		
86	OUT6		
87	OUT7		
88	GND		
89	VddIO		
90	CLRA1		
91	CLRA2		
92	CLRA3		
93	CLRA4		
94	SYNC		
95	GND		
96	VddIO		
97	OUT0		
98	OUT1		
99	OUT2		
100	OUT3		

X7043A

Pin	Signal	Pin	Signal
1	CLR1	75	EZ2
2	SON1	74	GND
3	PDIR1	73	VddIO
4	POUT1	72	ORG2
5	MOVE1	71	+EL2
6	ERROR1	70	+SLD2
7	VddIO	69	-SLD2
8	CLK	68	MARK2
9	GND	67	CP0
10	D7	66	CP1
11	D6	65	CP2
12	D5	64	CP3
13	D4	63	NC
14	D3	62	NC
15	D2	61	NC
16	D1	60	NC
17	D0	59	NC
18	VddIO	58	CLRA1
19	RST	57	CLRA2
20	GND	56	SYNC
21	A3	55	GND
22	A2	54	VddIO
23	A1	53	OUT0
24	A0	52	OUT1
25	CS	51	OUT2
26	RD	50	OUT3
27	WR	49	OUT4
28	GND	48	OUT5
29	VddINT	47	OUT6
30	VddIO	46	OUT7
31	NC	45	GND
32	NC	44	VddIO
33	NC	43	IN0
34	IN7	42	IN1
35	IN6	41	IN2
36	IN5	40	IN3
37	IN4	39	IN4
38	GND	38	GND
39	VddINT	37	VddINT
40	IN3	36	IN5
41	IN2	35	IN6
42	IN1	34	IN7
43	IN0	33	CMP1
44	VddIO	32	CMP2
45	GND	31	NC
46	VddIO	30	NC
47	OUT7	29	INT
48	OUT6	28	GND
49	OUT5	27	WR
50	OUT4	26	RD
51	OUT3		
52	OUT2		
53	OUT1		
54	OUT0		
55	GND		
56	SYNC		
57	CLRA2		
58	CLRA1		
59	NC		
60	NC		
61	NC		
62	NC		
63	CP3		
64	CP2		
65	CP1		
66	CP0		
67	MARK2		
68	-SLD2		
69	+SLD2		
70	+EL2		
71	ORG2		
72	VddIO		
73	GND		
74	EZ2		
75	EZ1		
76	EB2		
77	EA2		
78	ALM2		
79	INP2		
80	CLR2		
81	SON2		
82	PDIR2		
83	POUT2		
84	MOVE2		
85	ERROR2		
86	MARK1		
87	VddINT		
88	GND		
89	-SLD1		
90	+SLD1		
91	-EL1		
92	+EL1		
93	ORG1		
94	VddIO		
95	GND		
96	EZ1		
97	EB1		
98	EA1		
99	ALM1		
100	INP1		

X7023A

1-7 System Configuration

Figure 1-6: Example of a Servo Motor Interface





Figure 1-7: Example of a Stepping Motor Interface




1-8 Example of Interfacing with CPU

This LSI uses a bus interface which can be connected to a 80-series processor through the 8-bit data bus from D0 to D7. However, the LSI can also be interfaced with a 68-series processor providing a simple external circuit.


1-8-1 Example of Interfacing with Z80

Figure 1-8: Example of Interfacing with Z80



1-8-2 Example of Interfacing with 68000

Figure 1-9: Example of Interfacing with 68000



2. Address Allocation and Data Read/Write


2-1 Address Allocation

Table 2-1: Address Allocation Table

A5	A4	A3	A2	A1	A0	Write	Read
0	0	0	0	0	0	Axis #1 register selector	Axis #1 register selector
0	0	0	0	0	1	Axis #1 write data 1 (bit0-7)	Axis #1 read data 1 (bit0-7)
0	0	0	0	1	0	Axis #1 write data 2 (bit8-15)	Axis #1 read data 2 (bit8-15)
0	0	0	0	1	1	Axis #1 write data 3 (bit16-23)	Axis #1 read data 3 (bit16-23)
0	0	0	1	0	0	Axis #1 write data 4 (bit24-31)	Axis #1 read data 4 (bit24-31)
0	0	0	1	0	1	Reserved by system (access prohibited)	Interrupt axis status
0	0	0	1	1	0	Reserved by system (access prohibited)	Axis #1 interrupt state status
0	0	0	1	1	1	Axis #1 command	Axis #1 operation state status
0	0	1	000b to 111b			Axis #2 access area	Same allocation as axis #1
0	1	0	000b to 111b			Axis #3 access area	Same allocation as axis #1
0	1	1	000b to 111b			Axis #4 access area	Same allocation as axis #1
1	0	0	000b ~ 111b			Axis #5 access area	Same allocation as axis #1
1	0	1	000b ~ 111b			Axis #6 access area	Same allocation as axis #1
1	1	0	000b ~ 111b			Axis #7 access area	Same allocation as axis #1
1	1	1	000b ~ 111b			Axis #8 access area	Same allocation as axis #1


[Note] 1. The Write cycles require the time of 2 reference clock periods (recovery time) to write data.

Figure 2-1: Write Cycle and Recovery Time



2. The read latency after the write cycle require the time of 2.5 reference clock periods (latency time).

Figure 2-2: Read latency after write cycle



- Parameters other than the command write, interrupt status monitoring and operation status monitoring parameters, and the counter initial setting can be read or written in Write data 1 to 4 or Read data 1 to 4 after the register selector has been set.
- When an item of Write data is 2 bytes or more, the write operation begins with the lowest data and goes on toward the higher data. The data is written simultaneously when the highest byte has been written.
- When an item of read data is 2 bytes or more, it is read after writing the register selector. The data is latched in the auxiliary buffer for simultaneous read at the moment the register selector is written. The read operation is performed continuously.



3. Command Types and Functions





3-1 Command Write




Writes a 1-byte command code to the command register.

3-2 Command List

Table 3-1: Command List

Command code (hex)	Type	Description
00h	Index drive (+ direction)	Positioning drive accompanied with acceleration and deceleration.
01h	Index drive (- direction)	
02h	Constant-speed index drive (+ direction)	Positioning drive at the startup speed.
03h	Constant-speed index drive (- direction)	
06h	Continuous drive (+ direction)	Continuous pulse drive accompanied with acceleration. The pulse is output until the immediate stop command (command 30h) or deceleration stop command (command 31h) is written or until <u>+EL</u> , <u>-EL</u> or <u>ALM</u> goes active.
07h	Continuous drive (- direction)	
08h	Constant-speed continuous drive (+ direction)	Continuous pulse drive at the start up speed. The pulse is output until the immediate stop command (command 30h) or deceleration stop command (command 31h) is written or until <u>+EL</u> , <u>-EL</u> or <u>ALM</u> goes active.
09h	Constant-speed continuous drive (- direction)	

Command code (hex)	Type	Description
0Ah	Sensor positioning drive I (+ direction)	Positioning drive from the position where the <u>MARK</u> input terminal goes active. Acceleration starts from the beginning of the drive. 
0Bh	Sensor positioning drive I (- direction)	
0Ch	Sensor positioning drive II (+ direction)	Positioning drive from the position where the <u>MARK</u> input terminal goes active. Acceleration starts when the <u>MARK</u> input goes active. 
0Dh	Sensor positioning drive II (- direction)	
0Eh	Sensor positioning drive III (+ direction)	Positioning drive from the position where the <u>MARK</u> input terminal goes active. Acceleration and deceleration are not performed. 
0Fh	Sensor positioning drive III (- direction)	
12h	Return-to-origin I (+ direction)	Return-to-origin accompanied with acceleration and deceleration. The drive decelerates and stops when <u>ORG</u> goes active. 
13h	Return-to-origin I (- direction)	

Command code (hex)	Type	Description
14h	Return-to-origin II (+ direction)	Return-to-origin accompanied with acceleration and deceleration. The drive decelerates when $\overline{\text{ORG}}$ goes active and stops when $\overline{\text{EZ}}$ goes active after reaching startup speed.
15h	Return-to-origin II (- direction)	
16h	Return-to-origin III (+ direction)	Return-to-origin at the startup speed. Immediate stop occurs when $\overline{\text{ORG}}$ goes active.
17h	Return-to-origin III (- direction)	
18h	Return-to-origin IV (+ direction)	Return-to-origin at the startup speed. Immediate stop occurs when $\overline{\text{EZ}}$ goes active after $\overline{\text{ORG}}$ has been activated.
19h	Return-to-origin IV (- direction)	

Command code (hex)	Type	Description
1Ah	Return-to-origin V (+ direction)	Return-to-origin accompanied with acceleration and deceleration. When $\overline{\text{ORG}}$ goes active, deceleration occurs and the interrupt with the $\overline{\text{EZ}}$ input is enabled. When the return-to-origin II command is executed, stops at the next edge where $\overline{\text{EZ}}$ goes active.
1Bh	Return-to-origin V (- direction)	
30h	Immediate stop command	Immediate stop occurs when this command is written during drive. However, the pulse duration of the last pulse is assured. In interpolation mode, only one axis stops.
31h	Deceleration stop command	The drive decelerates and stops when this command is written during drive. Immediate stop occurs if this command is written during constant speed drive. However, the pulse duration of the last pulse is assured. In interpolation mode, other axes also decelerate and stop.
32h	Deceleration command	The drive decelerates to the startup speed when this command is written during a drive accompanied with acceleration and deceleration. In interpolation mode, other axes also decelerate.
33h	Deceleration cancel command	The drive accelerates to the maximum speed when this command is written after the deceleration command. In interpolation mode, the deceleration of other axes is also canceled.
34h	Constant-speed command	The drive is fixed at the current speed when this command is written during a drive accompanied with acceleration and deceleration. In interpolation mode, the speed of other axes is also fixed at the current speed.
35h	Constant-speed cancel command	Acceleration/deceleration operation starts again when this command is written during the constant-speed drive command or after the constant-speed command. In interpolation mode, acceleration/deceleration operation starts again simultaneously for other axes too.
36h	Simultaneous stop command	All axes stop simultaneously when this command is written in interpolation mode.
40h	Timer operation I	Index drive without pulse output.
41h	Timer operation II	Constant-speed index drive without pulse output.

Command code (hex)	Type	Description
50h	Counter A clear command	Clears counter A to 0.
51h	Counter B clear command	Clears counter B to 0
A0h	Operation completion flag reset command	The operation completion flag is reset when this command is written while the flag is set. When the operation completion flag and error flag are set, this command resets both of them. As the operation cannot be restarted by writing a drive command while the operation completion flag is set, the flag must be reset using this command before writing a drive command.
A2h	Deceleration start interrupt flag reset command	The deceleration start interrupt flag is reset when this command is written while the flag is set.
A3h	ISO-speed interrupt flag reset command	The ISO-speed interrupt flag is reset when this command is written while the flag is set.
A5h	Maximum acceleration interrupt flag reset command	The maximum acceleration interrupt flag is reset when this command is written while the flag is set.
A8h	Counter A carry interrupt flag reset	The counter A carry interrupt flag will be reset if this command is written while the flag is set.
A9h	Counter A borrow interrupt flag reset	The counter A borrow interrupt flag will be reset if this command is written while the flag is set.
AAh	Counter B carry interrupt flag reset	The counter B carry interrupt flag will be reset if this command is written while the flag is set.
ABh	Counter B borrow interrupt flag reset	The counter B borrow interrupt flag will be reset if this command is written while the flag is set.
ADh	Counter C borrow interrupt flag reset	The counter C borrow interrupt flag will be reset if this command is written while the flag is set.
B0h	$\overline{\text{ORG}}$ sensor interrupt flag reset	The $\overline{\text{ORG}}$ sensor interrupt flag will be reset if this command is written while the flag is set.
B1h	$\overline{\text{EZ}}$ sensor interrupt flag reset	The $\overline{\text{EZ}}$ sensor interrupt flag will be reset if this command is written while the flag is set.
B2h	$\overline{\text{IN0}}$ input interrupt flag reset	The $\overline{\text{IN0}}$ input interrupt flag will be reset if this command is written while the flag is set.
B3h	$\overline{\text{MARK}}$ input interrupt flag reset	The $\overline{\text{MARK}}$ input interrupt flag will be reset if this command is written while the flag is set.
B8h	Comparator (P = Q) interrupt flag reset	The comparator (P = Q) interrupt flag will be reset if this command is written while the flag is set.
B9h	Comparator (P > Q) interrupt flag reset	The comparator (P > Q) interrupt flag will be reset if this command is written while the flag is set.

Command code (hex)	Type	Description
E0h	$\overline{\text{OUT0}}$ set	Bit operation commands of the general-purpose output. Set the $\overline{\text{OUT0-7}}$ terminals to Low respectively.
E1h	$\overline{\text{OUT1}}$ set	
E2h	$\overline{\text{OUT2}}$ set	
E3h	$\overline{\text{OUT3}}$ set	
E4h	$\overline{\text{OUT4}}$ set	
E5h	$\overline{\text{OUT5}}$ set	
E6h	$\overline{\text{OUT6}}$ set	
E7h	$\overline{\text{OUT7}}$ set	
EEh	$\overline{\text{SON}}$ set	Sets servo ON output terminal $\overline{\text{SON}}$ to Low.
EFh	$\overline{\text{CLR}}$ output	When 1-shot is set, outputs the pulse for 32 reference clock periods from the $\overline{\text{CLR}}$ terminal. This terminal should be set to ON when the general-purpose output is set.
F0h	$\overline{\text{OUT0}}$ reset	Bit operation commands of the general-purpose output. Set the $\overline{\text{OUT0-7}}$ terminals to High respectively.
F1h	$\overline{\text{OUT1}}$ reset	
F2h	$\overline{\text{OUT2}}$ reset	
F3h	$\overline{\text{OUT3}}$ reset	
F4h	$\overline{\text{OUT4}}$ reset	
F5h	$\overline{\text{OUT5}}$ reset	
F6h	$\overline{\text{OUT6}}$ reset	
F7h	$\overline{\text{OUT7}}$ reset	
FEh	$\overline{\text{SON}}$ reset	Sets servo ON output terminal $\overline{\text{SON}}$ to High.
FFh	$\overline{\text{CLR}}$ reset	$\overline{\text{CLR}}$ should be reset to OFF when the general-purpose input is set.

4. Registers and Internal Counters

4-1 Register and Counter List

Table 4-1: Register and Counter List

Select code (hex)	Register and counter	Effective bit length	Setting range	Type	Higher address read /write
00h	Frequency multiplication ratio setting register (R ₀)	12	1 to 4,096	Parameter	2-byte batch R/W
01h	Output pulse count setting register (counter C/R ₁)	24	0 to 16,777,215	Parameter	3-byte batch R/W
02h	Deceleration start point setting register (counter D/R ₂)	24	0 to 16,777,215 -8,388,608 to 8,388,607	Parameter	3-byte batch R/W
03h	Startup frequency setting register (R ₃)	14	1 to 16,383 ^{*1} 1 to 10,000 ^{*2}	Parameter	2-byte batch R/W
04h	Maximum frequency setting register (R ₄)	14	1 to 16,383 ^{*1} 1 to 10,000 ^{*2}	Parameter	2-byte batch R/W
05h	Accelerate rate setting register (R ₅)	14	1 to 16,383	Parameter	2-byte batch R/W
06h	Deceleration rate setting register (R ₆)	14	1 to 16,383	Parameter	2-byte batch R/W
07h	S-shaped acceleration/deceleration section setting register (R ₇)	13	1 to 8,191	Parameter	2-byte batch R/W
08h	Linear interpolation base setting register (R ₈)	24	1 to 16,777,215	Parameter	3-byte batch R/W
21h	Counter A	24/32		Counter	3/4-byte batch R/W
22h	Counter B	24/32		Counter	3/4-byte batch R/W
23h	Frequency read	14		Frequency	2-byte batch RD
30h	Comparator register	24	0 to 16,777,215 -8,388,608 to 8,388,607	Comparator	3-byte batch R/W
40h	Batch general-purpose output setting (OUT0 to 7)	8		I/O	1-byte R/W
50h	Pulse output initial setting register	4		Initial setting	1-byte R/W
51h	Encoder input/output initial setting register	5		Initial setting	1-byte R/W
52h	Counter A initial setting register	7		Initial setting	1-byte R/W
53h	Counter B initial setting register	7		Initial setting	1-byte R/W
54h	Input initial setting register	6		Initial setting	1-byte R/W
55h	Input logic initial setting register	9		Initial setting	2-byte individual R/W
56h	Input filter initial setting register (F)	8		Initial setting	1-byte R/W
57h	Output initial setting register	1		Initial setting	1-byte R/W
58h	Output logic initial setting register	6		Initial setting	1-byte R/W
60h	Operation control mode setting register	6		Control mode	1-byte R/W
61h	Counter A control mode setting register	2		Control mode	1-byte R/W
62h	Counter B control mode setting register	2		Control mode	1-byte R/W
63h	CLR output control mode setting register	2		Control mode	1-byte R/W
64h	Comparator control mode setting register	6		Control mode	1-byte R/W
70h	Pulse oscillation interrupt mask register	5		Interrupt	1-byte R/W
71h	Counter interrupt mask register	5		Interrupt	1-byte R/W
72h	Sensor interrupt mask register	4		Interrupt	1-byte R/W
73h	Comparator interrupt mask register	2		Interrupt	1-byte R/W
E0h	Pulse oscillation interrupt flag register	5		Interrupt	1-byte RD
E1h	Counter interrupt flag register	5		Interrupt	1-byte RD
E2h	Sensor interrupt flag register	4		Interrupt	1-byte RD
E3h	Comparator interrupt flag register	2		Interrupt	1-byte RD

Select code (hex)	Register and counter	Effective bit length	Setting range	Type	Higher address read/write
F0h	Sensor status register	8		Status	2-byte individual RD
F1h	Normal stop factor status register	6		Status	1-byte RD
F2h	Error stop factor status register	3		Status	1-byte RD
F3h	General-purpose input status register	8		Status	1-byte RD
F4h	Comparator status register	2		Status	1-byte RD

*1: Linear acceleration/deceleration mode or deceleration start point manual setting mode.

*2: S-shaped acceleration/deceleration mode or deceleration start point automatic calculation mode.

R/W: Read and Write RD: Read only

4-2 Read/Write of Registers and Counters

The reading/writing of the registers and counters in [Table 4-1](#) writes the select code to the register selector in [Table 2-1 Address Allocation Table](#), and reads or writes data 1 to 4.

4-2-1 Read/Write of a 1-byte Register

To read a register, write the select code in the register selector and read data from read data 1.

To write a register, write the select code in the register selector and write data in write data 1.

4-2-2 Read/Write of a 2-byte Register

To read a register, write the select code in the register selector, read the lower byte (bits 0 to 7) from read data 1, and then read the higher byte (bits 8 to 15) from read data 2.

To write a register, write the select code in the register selector, write the lower byte (bits 0 to 7) write data 1, and then write the higher byte (bits 8 to 15) in write data 2.

4-2-3 Read/Write of a 3-byte Register or Counter

To read a register or counter, write the select code in the register selector, read the lowest byte (bits 0 to 7) from read data 1, then read the intermediate byte (bits 8 to 15) from read data 2, and read the highest byte (bits 16 to 23) from read data 3.

To write a register or counter, write the select code in the register selector, write the lowest byte (bits 0 to 7) in write data 1, then write the intermediate byte (bits 8 to 15) in write data 2, and write the highest byte (bits 16 to 23) in write data 3.

4-2-4 Read/write of a 4-byte Counter

To read a 4-byte counter, write the select code in the register selector, read the lowest byte (bits 0 to 7) from read data 1, then read the intermediate byte (bits 8 to 15) from read data 2, read the next intermediate byte (bits 16 to 23) from read data 3, and read the highest byte (bits 24 to 31) from read data 4.

To write data in a 4-byte counter, write the select code in the register selector, write the lowest byte (bits 0 to 7) in write data 1, then write the intermediate byte (bits 8 to 15) in write data 2, write the next intermediate byte (bits 16 to 23) in write data 3, and write the highest byte (bits 24 to 31) in write data 4.

5. Parameters Related to Pulse Output

The LSI has 9 parameters for use in pulse output and timer operations. These parameters can be set with parameter registers R₀ to R₈.

5-1 Parameter Types

5-1-1 Frequency Multiplication Ratio Setting Register (Register R₀)

Register R₀ is used to set the multiplication range of the output frequency. The setting range is between 1 and 4096, but it should be set at 0 for 4096. Table 5-1 shows the setting, multiplication ratio [pps/step] and output frequency range of register R₀.

**Table 5-1: Frequency Multiplication Ratio and Output Frequency Range
(Reference clock f = 1 6.384 MHz)**

R ₀	Multiplication ratio [pps/step]	Output frequency range [pps]	
		Linear acceleration/ deceleration	S-shaped acceleration/ deceleration
2500	0.1	0.1 to 1,638.3	0.1 to 1,000
250	1	1 to 16,383	1 to 10,000
50	5	5 to 81,915	5 to 50,000
10	25	25 to 409,575	25 to 250,000
1	250	250 to 4,095,750	250 to 2,500,000

5-1-2 Output Pulse Count Setting Register (Register R₁)

Register R₁ is used to set the number of output pulses. As register R₁ is also common as counter C, writing register R₁ results in presetting counter C. The value of counter C when the pulse output is forced to stop in the middle is (register R₁ set value - output pulse count). When outputting only the remaining number of pulses the next time, there is no need to reset. In other cases, the R₁ register must be set each time.

5-1-3 Deceleration Start Point Setting Register (Register R₂)

Although the LSI is provided with the automatic deceleration start point calculation mode, the deceleration start point can be set manually or the offset for it can be set by writing data in register R₂.

Register R₂ is also common as counter D, but the count operation is not performed when the register is used in the deceleration start point manual setting mode.

5-1-4 Startup Frequency Setting Register (Register R₃)

This is the parameter register for determining the frequency at the start and end of pulse output.

5-1-5 Maximum Frequency Setting Register (Register R₄)

This is the parameter register determining the maximum frequency of the pulse output. In the linear acceleration/deceleration and deceleration start point automatic calculation modes, it can be rewritten even during pulse output. In the case of S-shaped acceleration/deceleration, overwriting in the middle is possible during constant speed in continuous mode and deceleration start point manual setting mode.

5-1-6 Acceleration Rate Setting Register (Register R₅)

This is the parameter register for determining the acceleration rate.

5-1-7 Deceleration Rate Setting Register (Register R₆)

This is the parameter register for determining the deceleration rate. Registers R₅ and R₆ should be set to the same value for the deceleration start point automatic calculation mode.


5-1-8 S-shaped Acceleration/Deceleration Section Setting Register (Register R₇)

The S-shaped acceleration/deceleration sections refer to sections T_{sg} shown in **Figure 5-1**. In the sections between R₃ and (R₃+R₇) and between (R₄-R₇) and R₄, the speed varies by drawing S-shaped curves. The set value of register R₇ should be no more than (R₄-R₃)/2. The register need not be set when the S-shaped acceleration/deceleration are not used.

Figure 5-1: S-shaped Acceleration/Deceleration Condition

5-1-9 Linear Interpolation Base Setting Register (Register R₈)

When using multiple axes or more than one LSI to carry out linear interpolation drive, set the register R₁ setting value of the axes with the greatest amount of movement in register R₈. There is no need to set it if linear interpolation drive will not be used.



5-2 Parameter Calculation Formulae

Table 5-2: Parameter Calculation Formulae

Speed resolution [factor] K [pps/step]	$K = \frac{f}{65,536 \times R_0}$ f: Reference clock frequency [Hz]
Startup frequency V [pps]	Stand alone mode: $V = \frac{f \times R_3}{65,536 \times R_0}$ Linear interpolation mode: $V = \frac{f \times R_3 \times R_1}{65,536 \times R_0 \times R_8}$
Maximum frequency V [pps]	Stand alone mode: $V = \frac{f \times R_4}{65,536 \times R_0}$ Linear interpolation mode: $V = \frac{f \times R_4 \times R_1}{65,536 \times R_0 \times R_8}$
Acceleration rate g [pps/sec]	Stand alone mode: $g = \frac{f \times K \times R_5}{131,072}$ Linear interpolation mode: $g = \frac{f \times K \times R_5 \times R_1}{131,072 \times R_8}$
Deceleration rate g [pps/sec]	Stand alone mode: $g = \frac{f \times K \times R_6}{131,072}$ Linear interpolation mode: $g = \frac{f \times K \times R_6 \times R_1}{131,072 \times R_8}$
Acceleration/ deceleration time (linear) Tg [sec]	(Acceleration) $Tg = \frac{131,072 \times (R_4 - R_3)}{f \times R_5}$ (Deceleration) $Tg = \frac{131,072 \times (R_4 - R_3)}{f \times R_6}$
Acceleration/ deceleration time (sine) Tg [sec]	(Acceleration) $Tg = \frac{131,072 \times (R_4 - R_3 - 2 \times R_7 + \pi \times R_7)}{f \times R_5}$ (Deceleration) $Tg = \frac{131,072 \times (R_4 - R_3 - 2 \times R_7 + \pi \times R_7)}{f \times R_6}$
Acceleration/ deceleration time (parabolic) Tg [sec]	(Acceleration) $Tg = \frac{131,072 \times (R_4 - R_3 + 2 \times R_7)}{f \times R_5}$ (Deceleration) $Tg = \frac{131,072 \times (R_4 - R_3 + 2 \times R_7)}{f \times R_6}$
Deceleration start point (linear) Dp [pulses]	For rapezo (when R4 > R3): $Dp = \frac{(R_4 - R_3)(R_4 + R_3 - 1)}{R_0 \times R_6}$ Triangular drive: $Dp = \frac{R_1 \times R_5}{R_5 + R_6}$
Deceleration start point (sine) Dp [pulses]	For rapezo (when R4 > R3): $Dp = \frac{(R_4 - R_3 - 2 \times R_7 + \pi \times R_7)(R_4 + R_3)}{R_0 \times R_6}$ Triangular drive: $Dp = \frac{R_1 \times R_5}{R_5 + R_6}$
Deceleration start point (parabolic) Dp [pulses]	For rapezo (when R4 > R3): $Dp = \frac{(R_4 - R_3 + 2 \times R_7 - 2)(R_4 + R_3)}{R_0 \times R_6}$ Triangular drive: $Dp = \frac{R_1 \times R_5}{R_5 + R_6}$

=Ratio of the circumference of a circle to its diameter

6. Initial Setting Registers

The initial setting registers must be set after the power ON reset. After that, the setting can be changed while pulse output is stopping.

6-1 Functions of Initial Setting Registers

6-1-1 Pulse Output Initial Setting Register

Table 6-1: Pulse Output Initial Setting Register

bit	Description	
	0	1
0	0.5 pulse idling	1.5 pulse idling
1	Undefined (0 should be set)	
2	+ direction is CW pulse output	+ direction is CCW pulse output
3	CW/CCW 2-clock system	PULSE/DIR gate system
4	Undefined (0 should be set)	
5	Undefined (0 should be set)	
6	Undefined (0 should be set)	
7	Operation completion flag is set to ON when the pulse output has completed	Operation completion flag is set to ON when positioning has completed.

Idling

The idling function allows delay acceleration or deceleration. When it is set to 0, acceleration starts in 0.5 pulse after the startup and deceleration ends 0.5 pulse before the stopping of the pulse. When it is set to 1, acceleration starts in 1.5 pulses after the startup and deceleration ends 1.5 pulses before the stopping of the pulse.

POUT and PDIR outputs

Table 6-2: Pulse Output Initial Setting and POUT/PDIR Outputs

bit3	bit2	POUT		PDIR	
		+	-	+	-
0	0				
0	1				
1	0				
1	1				

Note: Inverts in the case of positive logic.

Operation completion flag

The operation completion flag can be read in the operation status byte. When bit 7 = 0, the operation completion flag becomes 1 immediately after the completion of the pulse output. When bit 7 = 1, the flag becomes 1 when the INP input terminal becomes active after the completion of the pulse output.

6-1-2 Encoder Input/Output Initial Setting Register

Table 6-3: Encoder Input/Output Initial Setting Register

bit	Description	
	0	1
0	\overline{EA} , \overline{EB} input mode code 1	
1	\overline{EA} , \overline{EB} input mode code 2	
2	Undefined (0 should be set)	
3	Undefined (0 should be set)	
4	Undefined (0 should be set)	
5	Undefined (0 should be set)	
6	Undefined (0 should be set)	
7	Undefined (0 should be set)	

Encoder input mode codes

Table 6-4: Encoder Input Mode Codes

Code 2	Code 1	Description
0	0	2 clocks, negative logic
0	1	2-phase clock, x 4 multiplication
1	0	2-phase clock, x 2 multiplication
1	1	2-phase clock, x 1 multiplication

6-1-3 Counter A/B Initial Setting Register

Table 6-5: Counter A/B Initial Setting Register

bit	Description	
	0	1
0	Internal oscillation pulse count disable	Internal oscillation pulse count enable
1	Encoder count disable	Encoder count enable
2	Undefined (0 should be set)	
3	Encoder input forward count	Encoder input reverse count
4	Undefined (0 should be set)	
5	Count between -8,388,608 and 8,388,607	Count between 0 and 16,777,215
6	24-bit mode	32-bit mode
7	Undefined (0 should be set)	

Multiplex input count

Counters A and B can simultaneously count internal oscillation pulses and encoder input. The counts can be enabled with bits 0 to 1.

The forward count of the encoder input of bit 3 refers to counting upward when phase A precedes phase B and counting downward when phase B precedes phase A. The opposite results when the reverse count setting is made.

6-1-4 Input Initial Setting Register

Table 6-6: Input Initial Setting Register

bit	Description	
	0	1
0	+SLD and -SLD are deceleration inputs	+SLD and -SLD are deceleration stop inputs
1	+SLD and -SLD are level operation inputs	+SLD and -SLD are edge operation inputs
2	ORG is a low-sensitivity input	ORG is a high-sensitivity input
3	MARK is a low-sensitivity input	MARK is a high-sensitivity input
4	CLRA is the level clear input	CLRA is the edge clear input
5	Undefined (permanently set to 0)	
6	Undefined (permanently set to 0)	
7	Undefined (permanently set to 0)	

When bit 0 = 0 and +SLD or -SLD goes active, the drive decelerates to the speed set with register R₃ (in the case that R₄ > R₃) and the pulse continues to be output. When bit 0 = 1 and +SLD or -SLD goes active, the drive decelerates to the speed set with register R₃ and the pulse output is stopped.

6-1-5 Input Logic Initial Setting Registers I and II

Input logic initial setting register I performs read/write of data 1 shown in Table 2-1, while input logic initial setting register II performs read/write of data 2 in the same table.

Table 6-7: Input Logic Initial Setting Register I

bit	Description	
	0	1
0	+EL is a negative logic input	+EL is a positive logic input
1	-EL is a negative logic input	-EL is a positive logic input
2	ALM is a negative logic input	ALM is a positive logic input
3	Not used (permanently set to 0)	
4	Not used (permanently set to 0)	
5	Not used (permanently set to 0)	
6	Not used (permanently set to 0)	
7	Not used (permanently set to 0)	

Table 6-8: Input Logic Initial Setting Register II

bit	Description	
	0	1
0	$\overline{\text{ORG}}$ is negative logic	$\overline{\text{ORG}}$ is positive logic
1	$\overline{\text{EZ}}$ is negative logic	$\overline{\text{EZ}}$ is positive logic
2	$\overline{+\text{SLD}}$ is a negative logic input	$\overline{+\text{SLD}}$ is a positive logic input
3	$\overline{-\text{SLD}}$ is a negative logic input	$\overline{-\text{SLD}}$ is a positive logic input
4	$\overline{\text{INP}}$ is a negative logic input	$\overline{\text{INP}}$ is a positive logic input
5	$\overline{\text{MARK}}$ is a negative logic input	$\overline{\text{MARK}}$ is a positive logic input
6	Not used (permanently set to 0)	
7	Not used (permanently set to 0)	

6-1-6 Initial Setting Register (F) for Input Filter

The setting values of the input filter decides the sensitivity of $\overline{+\text{EL}}$, $\overline{-\text{EL}}$, $\overline{\text{ALM}}$, $\overline{+\text{SLD}}$ and $\overline{-\text{SLD}}$. The setting value range is from 1 to 256. Set 0 for 256.

Sensitivity is one cycle of $16 \times F \times$ reference clock.

6-1-7 Initial Setting Register for Output**Table 6-9: Initial Setting Register for Output**

bit	Description	
	0	1
0	$\overline{\text{CLR}}$ is 1-shot output	$\overline{\text{CLR}}$ is general-purpose output
1	Undefined (permanently set to 0)	
2	Undefined (permanently set to 0)	
3	Undefined (permanently set to 0)	
4	Undefined (permanently set to 0)	
5	Undefined (permanently set to 0)	
6	Undefined (permanently set to 0)	
7	Undefined (permanently set to 0)	

6-1-8 Initial Setting Register for Output Logic

Table 6-10: Initial Setting Register for Output Logic

bit	Description	
	0	1
0	$\overline{\text{POUT}}$ is a negative logic output	POUT is a positive logic output
1	$\overline{\text{PDIR}}$ is a negative logic output	PDIR is a positive logic output
2	$\overline{\text{CLR}}$ is a negative logic output	CLR is a positive logic output
3	$\overline{\text{INT}}$ is a negative logic output	INT is a positive logic output
4	$\overline{\text{ERROR}}$ is a negative logic output	ERROR is a positive logic output
5	$\overline{\text{MOVE}}$ is a negative logic output	MOVE is a positive logic output
6	Undefined (permanently set to 0)	
7	Undefined (permanently set to 0)	

There is no setting of ERROR and MOVE for bit 4 and 5 for X7083A.

7. Control Mode Registers

7-1 Functions of Control Mode Registers

7-1-1 Operation Control Mode Setting Register

Table 7-1: Operation Control Mode Setting Register

bit	Description	
	0	1
0	Sync start control is disabled	Sync start control is enabled
1	Deceleration start point control code 1	
2	Deceleration start point control code 2	
3	Interpolation control is disabled	Interpolation control is enabled
4	Linear acceleration/deceleration mode	S-shaped acceleration/deceleration mode
5	Parabolic	Sine
6	Not used (permanently set to 0)	
7	Not used (permanently set to 0)	

Sync start

When the sync start control is enabled, the pulse oscillation or timer count starts when sync start input terminal SYNC changes from High to Low after one of the drive commands 00h to 19h or a timer command 40h or 41h has been written.

Deceleration start point control codes

The deceleration start point control has 4 modes as shown below. These modes are set with bits 1 and 2.



Code 2	Code 1	Description
0	0	Automatic calculation mode
0	1	Offset setting mode
1	0	Manual setting mode
1	1	No deceleration mode

Automatic calculation

This mode can be used when the acceleration rate and deceleration rate are identical. Counter D is cleared to 0 at the start of drive and counting is performed during drive. When the value of remaining pulse count management counter C becomes equal to or less than the value of counter D, the drive starts to decelerate. Counter D need not be preset before the startup.

Offset setting


In this mode, counter D is not cleared to 0 at the start of drive and counting is performed during drive. When the value of remaining pulse count management counter C becomes equal to, or less than, the value of counter D, the drive starts to decelerate. The offset value should be preset before starting the drive. The setting value is between -8,388,608 and 8,388,607 and preset in counter D in the form of 2 complement. The operations that occur are shown below.

When a positive value is preset:**When a negative value is preset:****Manual setting**

In this mode, deceleration start point management counter D does not perform counting but functions as register R₂. It is not cleared to 0 at the start of drive. The drive starts to decelerate when the value of remaining pulse count management counter C becomes equal to, or less than, the preset value of register R₂.

No deceleration start point operation performed

The operation in this mode is as shown below.

**S-shaped acceleration/deceleration**

In the S-shaped acceleration/deceleration mode that is set with bit 4 = 1, two kinds of acceleration/deceleration shapes can be used. Namely, the parabolic curve can be used when bit 5 = 0 and the sine functional curve can be used when bit 5 = 1.

7-1-2 Counter A and B Control Register

Table 7-2: Counter A and B Control Register

bit	Description	
	0	1
0	Automatic clear does not occur after error stop	Automatic clear occurs after error stop
1	Automatic clear does not occur after normal stop	Automatic clear occurs after normal stop
2	Undefined (permanently set to 0)	
3	Undefined (permanently set to 0)	
4	Undefined (permanently set to 0)	
5	Undefined (permanently set to 0)	
6	Undefined (permanently set to 0)	
7	Undefined (permanently set to 0)	

7-1-3 $\overline{\text{CLR}}$ Output Control Mode Register

Table 7-3: $\overline{\text{CLR}}$ Output Control Mode Register

bit	Description	
	0	1
0	$\overline{\text{CLR}}$ is not output automatically after error stop	$\overline{\text{CLR}}$ is output automatically after error stop
1	$\overline{\text{CLR}}$ is not output automatically after normal stop	$\overline{\text{CLR}}$ is output automatically after normal stop
2	Undefined (permanently set to 0)	
3	Undefined (permanently set to 0)	
4	Undefined (permanently set to 0)	
5	Undefined (permanently set to 0)	
6	Undefined (permanently set to 0)	
7	Undefined (permanently set to 0)	

7-1-4 Comparator Control Mode Register

Table 7-4: Comparator Control Mode Register

bit	Description	
	0	1
0	P input select code 1	
1	P input select code 2	
2	Undefined (0 should be set)	
3	Q input select code 1	
4	Q input select code 2	
5	Undefined (0 should be set)	
6	Absolute value comparison	2 complement comparison
7	Comparator output is $P = Q$	Comparator output is $P > Q$

There is no setting of comparator output on bit7 for X7083A.

Input select code (common to P and Q)

Code 2	Code 1	Description
0	0	Counter A
0	1	Counter B
1	0	Counter C
1	1	Comparator register

8. Interrupt Function

The LSI has an interrupt function based on the pulse output, counter and sensor factors. It is also possible to mask the interrupt due to each factor.

8-1 Interrupt Mask Registers

8-1-1 Pulse Oscillation Interrupt Mask Register

Table 8-1: Pulse Oscillation Interrupt Mask Register

bit	Description	
	0	1
0	Normal pulse output completion interrupt disabled	Normal pulse output completion interrupt enabled
1	Error stop interrupt disabled	Error stop interrupt enabled
2	Deceleration start point interrupt disabled	Deceleration start point interrupt enabled
3	ISO-speed interrupt disabled	ISO-speed interrupt enabled
4	Not used (permanently set to 0)	
5	Maximum acceleration rate interrupt disabled	Maximum acceleration rate interrupt enabled
6	Not used (permanently set to 0)	
7	Not used (permanently set to 0)	

8-1-2 Counter Interrupt Mask Register

Table 8-2: Counter Interrupt Mask Register

bit	Description	
	0	1
0	Counter A carry interrupt disabled	Counter A carry interrupt enabled
1	Counter A borrow interrupt disabled	Counter A borrow interrupt enabled
2	Counter B carry interrupt disabled	Counter B carry interrupt enabled
3	Counter B borrow interrupt disabled	Counter B borrow interrupt enabled
4	Undefined (permanently set to 0)	
5	Counter C borrow interrupt disabled	Counter C borrow interrupt enabled
6	Undefined (permanently set to 0)	
7	Undefined (permanently set to 0)	

8-1-3 Sensor Interrupt Mask Register

Table 8-3: Sensor Interrupt Mask Register

bit	Description	
	0	1
0	$\overline{\text{ORG}}$ interrupt disabled	$\overline{\text{ORG}}$ interrupt enabled
1	$\overline{\text{EZ}}$ interrupt disabled	$\overline{\text{EZ}}$ interrupt enabled
2	$\overline{\text{IN0}}$ interrupt disabled	$\overline{\text{IN0}}$ interrupt enabled
3	$\overline{\text{MARK}}$ interrupt disabled	$\overline{\text{MARK}}$ interrupt enabled
4	Undefined (permanently set to 0)	
5	Undefined (permanently set to 0)	
6	Undefined (permanently set to 0)	
7	Undefined (permanently set to 0)	

8-1-4 Comparator Interrupt Mask Register

Table 8-4: Comparator Interrupt Mask Register

bit	Description	
	0	1
0	P = Q interrupt disabled	P = Q interrupt enabled
1	P > Q interrupt disabled	P > Q interrupt enabled
2	Undefined (permanently set to 0)	
3	Undefined (permanently set to 0)	
4	Undefined (permanently set to 0)	
5	Undefined (permanently set to 0)	
6	Undefined (permanently set to 0)	
7	Undefined (permanently set to 0)	

8-2 Interrupt Flag Registers

8-2-1 Pulse Oscillation Interrupt Flag Register

Table 8-5: Pulse Oscillation Interrupt Flag Register

bit	Description	
	0	1
0	Pulse output completion interrupt flag is OFF	Pulse output completion interrupt flag is ON
1	Error stop interrupt flag is OFF	Error stop interrupt flag is ON
2	Deceleration start point interrupt flag is OFF	Deceleration start point interrupt flag is ON
3	ISO-speed interrupt flag is OFF	ISO-speed interrupt flag is ON
4	Undefined (permanently set to 0)	
5	Maximum acceleration rate interrupt flag is OFF	Maximum acceleration rate interrupt flag is ON
6	Not used (permanently set to 0)	
7	Not used (permanently set to 0)	

8-2-2 Counter Interrupt Flag Register

Table 8-6: Counter Interrupt Flag Register

bit	Description	
	0	1
0	Counter A carry interrupt flag is OFF	Counter A carry interrupt flag is ON
1	Counter A borrow interrupt flag is OFF	Counter A borrow interrupt flag is ON
2	Counter B carry interrupt flag is OFF	Counter B carry interrupt flag is ON
3	Counter B borrow interrupt flag is OFF	Counter B borrow interrupt flag is ON
4	Undefined (permanently set to 0)	
5	Counter C borrow interrupt flag is OFF	Counter C borrow interrupt flag is ON
6	Undefined (permanently set to 0)	
7	Undefined (permanently set to 0)	

8-2-3 Sensor Interrupt Flag Register

Table 8-7: Sensor Interrupt Flag Register

bit	Description	
	0	1
0	ORG interrupt flag is OFF	ORG interrupt flag is ON
1	EZ interrupt flag is OFF	EZ interrupt flag is ON
2	IN0 interrupt flag is OFF	IN0 interrupt flag is ON
3	MARK interrupt flag is OFF	MARK interrupt flag is ON
4	Undefined (permanently set to 0)	
5	Undefined (permanently set to 0)	
6	Undefined (permanently set to 0)	
7	Undefined (permanently set to 0)	

8-2-4 Comparator Interrupt Flag Register

Table 8-8: Comparator Interrupt Flag Register

bit	Description	
	0	1
0	P = Q interrupt flag is OFF	P = Q interrupt flag is ON
1	P > Q interrupt flag is OFF	P > Q interrupt flag is ON
2	Undefined (permanently set to 0)	
3	Undefined (permanently set to 0)	
4	Undefined (permanently set to 0)	
5	Undefined (permanently set to 0)	
6	Undefined (permanently set to 0)	
7	Undefined (permanently set to 0)	

9. Status Registers

Status registers consist of a main status i.e. operation status and interrupt status that can be read in [Table 2-1 Address Allocation Table](#) and an auxiliary status that sets the register selector and then reads using read data 1 to 3.

9-1 Main Status

9-1-1 Operation Status

The operation status register shows the most comprehensive status of the LSI. The status contents include the pulse output condition, the pulse output end condition, and whether interrupt is used or not.

Table 9-1: Operation Status

bit	Description	
	0	1
0	Stopping	Operating
1	Not accelerating	Accelerating
2	Not decelerating	Decelerating
3	Undefined (permanently set to 0)	
4	Error flag is OFF	Error flag is ON
5	Stop flag is OFF	Stop flag is ON
6	Interrupt flag is OFF	Interrupt flag is ON
7	CLR is OFF	CLR is ON

9-1-2 Interrupt Status

The interrupt status register allows you to identify the group to which the current interrupt belongs. Detailed interrupt factors can be identified by reading the interrupt flag register.

Table 9-2: Interrupt Status

bit	Description	
	0	1
0	Pulse oscillation interrupt flag is OFF	Pulse oscillation interrupt flag is ON
1	Counter interrupt flag is OFF	Counter interrupt flag is ON
2	Sensor interrupt flag is OFF	Sensor interrupt flag is ON
3	Comparator interrupt flag is OFF	Comparator interrupt flag is ON
4	Not used (permanently set to 0)	
5	Not used (permanently set to 0)	
6	Not used (permanently set to 0)	
7	Not used (permanently set to 0)	

9-1-3 Interrupt Axis Status

The interrupt axis status allows you to identify which axis is generating an interrupt.

Table 9-3: Interrupt Axis Status

bit	Description	
	0	1
0	Axis #1 interrupt flag is OFF	Axis #1 interrupt flag is ON
1	Axis #2 interrupt flag is OFF	Axis #2 interrupt flag is ON
2	Axis #3 interrupt flag is OFF	Axis #3 interrupt flag is ON
3	Axis #4 interrupt flag is OFF	Axis #4 interrupt flag is ON
4	Axis #5 interrupt flag is OFF	Axis #5 interrupt flag is ON
5	Axis #6 interrupt flag is OFF	Axis #6 interrupt flag is ON
6	Axis #7 interrupt flag is OFF	Axis #7 interrupt flag is ON
7	Axis #8 interrupt flag is OFF	Axis #8 interrupt flag is ON

.Axes #1 to #4 for X7043A; axes #1 to #2 are for X7023A.

9-2 Auxiliary Status

9-2-1 Sensor Status

The sensor status registers allow you to read the conditions of the sensor input in real time. It is a 2-byte, individually read register. When the register selector shown in [Table 2-1 Address Allocation Table](#) is written, read data 1 allows the reading of the status of +EL, -EL and ALM, and read data 2 allows the reading of the status of ORG, EZ, +SLD, -SLD, INP and MARK.

Table 9-4: Sensor Status 1

bit	Description	
	0	1
0	$\overline{+EL}$ is OFF	$\overline{+EL}$ is ON
1	$\overline{-EL}$ is OFF	$\overline{-EL}$ is ON
2	\overline{ALM} is OFF	\overline{ALM} is ON
3	Not used (permanently set to 0)	
4	Not used (permanently set to 0)	
5	Not used (permanently set to 0)	
6	Not used (permanently set to 0)	
7	Not used (permanently set to 0)	

Table 9-5: Sensor Status 2

bit	Description	
	0	1
0	\overline{ORG} is OFF	\overline{ORG} is ON
1	\overline{EZ} is OFF	\overline{EZ} is ON
2	$\overline{+SLD}$ is OFF	$\overline{+SLD}$ is ON
3	$\overline{-SLD}$ is OFF	$\overline{-SLD}$ is ON
4	\overline{INP} is OFF	\overline{INP} is ON
5	\overline{MARK} is OFF	\overline{MARK} is ON
6	Not used (permanently set to 0)	
7	Not used (permanently set to 0)	

9-2-2 Normal Stop Factor Status

The normal stop factor status register allows you to identify the stop factor when the stop flag of the operation status is ON and the error flag of the operation status is OFF. The stop is due to the completion of the return-to-origin operation if $\overline{\text{ORG}}$ and EZ are ON, and due to the deceleration stop by the sensor if +SLD or -SLD is ON.

Table 9-6: Normal Stop Factor Status

bit	Description	
	0	1
0	$\overline{\text{ORG}}$ is OFF	$\overline{\text{ORG}}$ is ON
1	$\overline{\text{EZ}}$ is OFF	$\overline{\text{EZ}}$ is ON
2	+SLD is OFF	+SLD is ON
3	$\overline{\text{-SLD}}$ is OFF	$\overline{\text{-SLD}}$ is ON
4	Not used (permanently set to 0)	
5	Not used (permanently set to 0)	
6	Not used (permanently set to 0)	
7	Not used (permanently set to 0)	

9-2-3 Error Stop Factor Status

The error stop factor status register allows you to identify the stop factor when both the stop and error flags of the operation status are ON.

Table 9-7: Error Stop Factor Status

bit	Description	
	0	1
0	$\overline{\text{+EL}}$ is OFF	$\overline{\text{+EL}}$ is ON
1	$\overline{\text{-EL}}$ is OFF	$\overline{\text{-EL}}$ is ON
2	ALM is OFF	ALM is ON
3	Not used (permanently set to 0)	
4	Not used (permanently set to 0)	
5	Not used (permanently set to 0)	
6	Not used (permanently set to 0)	
7	Not used (permanently set to 0)	

9-2-4 General-Purpose Input Status

The general-purpose input status register allows you to identify the conditions of the $\overline{\text{IN0}}$ to 7 inputs in real time.

Table 9-8: General-Purpose Input Status

bit	Description	
	0	1
0	$\overline{\text{IN0}}$ is OFF	$\overline{\text{IN0}}$ is ON
1	$\overline{\text{IN1}}$ is OFF	$\overline{\text{IN1}}$ is ON
2	$\overline{\text{IN2}}$ is OFF	$\overline{\text{IN2}}$ is ON
3	$\overline{\text{IN3}}$ is OFF	$\overline{\text{IN3}}$ is ON
4	$\overline{\text{IN4}}$ is OFF	$\overline{\text{IN4}}$ is ON
5	$\overline{\text{IN5}}$ is OFF	$\overline{\text{IN5}}$ is ON
6	$\overline{\text{IN6}}$ is OFF	$\overline{\text{IN6}}$ is ON
7	$\overline{\text{IN7}}$ is OFF	$\overline{\text{IN7}}$ is ON

9-2-5 Comparator Status

The comparator status shows the result of comparison between the P and Q inputs set with the comparator control mode setting register.

Table 9-9: Comparator Status


bit	Description	
	0	1
0	P is not equal to Q	P = Q
1	P is not larger than Q	P > Q
2	Not used (permanently set to 0)	
3	Not used (permanently set to 0)	
4	Not used (permanently set to 0)	
5	Not used (permanently set to 0)	
6	Not used (permanently set to 0)	
7	Not used (permanently set to 0)	


10. Application Example

10-1 Initial Setting

After power ON resetting, the eight initial setting registers must be set once. They do not need to be set in any particular order.

Figure 10-1: Initial Setting Flow Chart (for Axis #1)





Input initial setting

D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	1	0	1	0

- $\overline{+SLD}$ and $\overline{-SLD}$ inputs are set to deceleration input.
- $\overline{+SLD}$ and $\overline{-SLD}$ inputs are set to edge input.
- \overline{ORG} input is set to Low sensitivity input.
- \overline{MARK} input is set to High sensitivity input.
- \overline{CLRA} input is set to a level input.

Input logic initial setting I

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	1	1	1

- $\overline{+EL}$ is set to a positive logic input.
- $\overline{-EL}$ is set to a positive logic input.
- \overline{ALM} is set to a positive logic input.

Input logic initial setting II

D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	0	0	0	0

- \overline{ORG} is set to a negative logic input.
- \overline{EZ} is set to a negative logic input.
- $\overline{+SLD}$ is set to a negative logic input.
- $\overline{-SLD}$ is set to a negative logic input.
- \overline{INP} input is set to a negative logic input.
- \overline{MARK} input is set to a positive logic input.

Output initial setting


D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	1

- \overline{CLR} is set to a general-purpose input.

Output logic initial setting

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	1	0	0

- \overline{POUT} is set to a negative logic output.
- \overline{PDIR} is set to a negative logic output.
- \overline{CLR} is set to a positive logic output.
- \overline{INT} is set to a negative logic output.
- \overline{ERROR} is set to a negative logic output.
- \overline{MOVE} is set to a negative logic output.



Input filter initial setting


f (reference input clock frequency) = 16.384 MHz
 $F = CDh = 205$

$\frac{16 \times 205}{16,384,000} = 0.0002[\text{sec}]$
 $+EL, -EL, ALM$ input sensitivities are set to 0.2 ms.

10-2 Control Mode Setting

After the power ON resetting, the control mode must be set at least once before starting the drive. There is no particular setting order, but you should change the operation mode setting register before setting the R_1 register and the R_8 register. Resetting is not required unless the control mode is to be changed.

Figure 10-2: Control Mode Setting Flow Chart (for Axis #1)



Operation control mode setting


D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	1	0	0	0	0

- Sync start control is disabled.
- Deceleration start point automatic calculation mode is set.
- Interpolation control is disabled.
- S-shaped acceleration/deceleration mode is set.
- S-shaped acceleration/deceleration shape is set to sine.

Counter A control mode setting

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0

- Automatic clear after error stop is disabled.
- Automatic clear after normal stop is disabled.



Counter B control mode setting

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0

Automatic clear after error stop is disabled.
 Automatic clear after normal stop is disabled.

CLR output control mode setting

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0

Automatic clear after error stop is disabled.
 Automatic clear after normal stop is disabled.

Comparator control mode setting


D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	1	0	0	1	1

P input is set to a comparator register.
 Q input is set to counter C.
 Absolute value comparison is set.
 $\overline{\text{CMP}}$ output is set to P>Q.

10-3 Parameter Setting

Among the parameter setting registers, the output pulse count setting register (R_1), the deceleration start point setting register (R_2), and the linear interpolation base setting register (R_8) should be set immediately before writing the drive command. This section describes the frequency multiplication ratio setting register (R_0), the startup frequency setting register (R_3), the maximum frequency setting register (R_4), the acceleration rate setting register (R_5), the deceleration rate setting register (R_6), and the S-shaped acceleration/deceleration section setting register (R_7). These registers must be set at least once after the power ON resetting, but the parameters that have not changed since then need not be set again. Also, the S-shaped acceleration/deceleration section setting register (R_7) need not be set when the S-shaped acceleration/deceleration are not used.

Figure 10-3: Parameter Setting Flow Chart (for Axis #1)





Maximum frequency setting


Set value 2134h = 8,500

$$\text{Maximum frequency } V = \frac{16,384,000 \times 8,500}{65,536 \times 250} = 8,500\text{pps}$$

S-shaped acceleration/deceleration section setting

Set value 0BB8h = 3,000

The speed varies as shown in the following diagram.



Acceleration rate setting

Set value 00A0h = 160

$$\text{Acceleration rate } g = \frac{16,384,000 \times 1 \times 160}{131,072} = 20,000 \text{ pps/s}$$


$$\text{Acceleration time } T_g = \frac{131,072 \times (8,500 - 500)}{16,384,000 \times 160} = 0.4 \text{ s}$$

(linear)

$$\text{Acceleration time } T_g = \frac{131,072 \times (8,500 - 500 + 2 \times 3,000)}{16,384,000 \times 160} = 0.7 \text{ s}$$

(S-shaped parabolic)

$$\text{Acceleration time (S-shaped sine)} T_g = \frac{131,072 \times (8,500 - 500 - 2 \times 3,000 + \pi \times 3,000)}{16,384,000 \times 160} = 0.57 \text{ s}$$



Deceleration rate setting

Set value 00A0h = 160

$$\text{Deceleration rate } g = \frac{16,384,000 \times 1 \times 160}{131,072} = 20,000 \text{ pps/s}$$

$$\text{Deceleration time } Tg = \frac{131,072 \times (8,500 - 500)}{16,384,000 \times 160} = 0.4 \text{ s}$$

(linear)

$$\text{Deceleration time } Tg = \frac{131,072 \times (8,500 - 500 + 2 \times 3,000)}{16,384,000 \times 160} = 0.7 \text{ s}$$

(S-shape)


Acceleration time
(S-shaped sine)


$$Tg = \frac{131,072 \times (8,500 - 500 - 2 \times 3,000 + \pi \times 3,000)}{16,384,000 \times 160} = 0.57 \text{ s}$$

10-4 Index Drive

This section takes the index drive of an independent axis as an example. As the drive is performed in the S-shaped acceleration/deceleration and deceleration start point automatic calculation modes, the acceleration rate (R_5) and deceleration rate (R_6) should be set to identical values. The end of operation is confirmed by polling the status.

Figure 10-4: Index Drive Flow Chart (for Axis #1)





10-5 Return-to-Origin Operation

While there are a large number of patterns for the return-to-origin sequence, the description in this section will take the following sequence and condition as an example. **Figure 10-6 Index Drive Flow Chart (for Axis #1)** shows the flow after the initial setting and parameter setting have completed.

Figure 10-5: Index Drive Flow Chart








Figure 10-6: Index Drive Flow Chart (for Axis #1)










10-6 Linear Interpolation Drive

This LSI is capable of multi-axial linear interpolation between axes #1 to #4, but also between multiple chips. Make the connections shown in the following figure to perform linear interpolation between multiple chips. **However, X7083A cannot perform linear interpolation between multiple chips.**

10-6-1 Hardware Note

To perform linear interpolation using multiple numbers of this LSI, interconnect the SYNC and CP0 to 3 terminals as shown in Figure 10-7.

Figure 10-7: Linear Interpolation Connection Scheme




10-6-2 Flow of Linear Interpolation Drive

To drive multiple axes with linear interpolation, the frequency multiplication ratio (R_0), startup frequency (R_3), maximum frequency (R_4), acceleration rate (R_5), deceleration rate (R_6), and S-shaped acceleration/deceleration section (R_7) parameter registers of all axes should be set to identical settings. The output pulse count registers (R_1) should be set to the respective movement amounts (pulse counts) of the axes, and the linear interpolation base setting register (R_8) should be set to the output pulse count of each axis at the maximum movement amount (pulse count) for all axes. In the deceleration start point manual setting mode, the deceleration start point registers (R_2) should be set for all axes at the value calculated based on the axis with the largest movement amount.

The following figure shows the flow chart after the initial setting and parameter settings.


Figure 10-8: Linear Interpolation Drive Flow Chart (for X and Y Axes)






Operation control mode setting

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	1	0	0	1



Setting for the number of output pulses (R_1)


Set value 007530h = 30,000 pulses



Setting for linear interpolation base (R_8) for X axis
 Number of X-axis output pulses > number of Y-axis output pulses
 Set value 0186A0h = 100,000

Setting for linear interpolation base (R_8) for Y axis
 Number of X-axis output pulses > number of Y-axis output pulses
 Set value 0186A0h = 100,000

When X axis is +direction pulse output



11. Electrical Characteristics

11-1 Absolute Maximum Rating (V_{SS} = 0V)

Item	Symbol	Rating	Unit
Supply voltage	V _{dd} INT	-0.3 to +4.0	V
	V _{dd} IO	-0.3 to +7.0	
Input voltage	V _{IN}	V _{dd} IO = 3.3 V -0.3 to V _{dd} IO + 0.5	V
		V _{dd} IO = 5V -0.3 to V _{dd} IO + 0.5	
Output current	I _O	± 30	mA
Storage temperature	T _{stg}	-65 to +150	

11-2 Recommended Operating Condition (V_{SS} = 0V)

Item	Symbol	Rating	Unit
Supply voltage	V _{dd} INT	3.0 to 3.6	V
	V _{dd} IO	4.5 to 5.5 or 3.0 to 3.6	
Input voltage	V _{IN}	V _{dd} IO = 3.3 V -0.3 to V _{dd} IO + 0.3	V
		V _{dd} IO = 5V -0.3 to V _{dd} IO + 0.3	
Input rise time *1	t _{ri}	50(max)	ns
Input fall time *1	t _{fa}	50(max)	ns
Input rise time *2	t _{ri}	5(max)	ms
Input fall time *2	t _{fa}	5(max)	ms
Ambient temperature	T _a	-65 to +150	

* 1 D0 ~ 7, CP0 ~ 3, CLK, RST, A0 ~ 5, CS, RD, WR

* 2 IN0 ~ 7, SYNC, CLRA, MARK, +SLD, -SLD, +EL, -EL, ORG, EZ, EA, EB, ALM, INP

11-3 DC Characteristics

11-3-1 DC Characteristics (VddIO = 5V ± 10%, Ta = 40 to +85)

Item	Symbol	Condition	MIN.	TYP.	MAX.	Unit		
High-level input voltage*1	V _{IH}		2.0			V		
High-level input voltage*2			2.4					
Low-level input voltage*1	V _{IL}				0.8	V		
Low-level input voltage*2					0.6			
High-level input current	I _{IH}	V _{IH} = VddIO			1.0	μA		
Low-level input current*3	I _{IL}	V _{IL} = Vss	-1.0			μA		
Low-level input current*4		V _{IL} = Vss, 60kΩPullUP	-30					
High-level output voltage*5	V _{OH}	I _{OH} = -12mA	VddIO-0.4			V		
High-level output voltage*6		I _{OH} = -8mA	VddIO-0.4					
Low-level output voltage*5	V _{OL}	I _{OL} = 12mA			0.4	V		
Low-level output voltage*7		I _{OL} = 8mA			0.4			
Output leak current*8	I _{OZ}		-1		1	μA		
Hysteresis voltage *2	V _H		0.1			V		
Current consumption(X7083A)	I _{INT}	f = 20MHz			82	mA		
	I _{IO} *9				45			
Current consumption(X7043A)	I _{INT}				40			
	I _{IO} *9				40			
Current consumption(X7023A)	I _{INT}				21			
	I _{IO} *9				29			
Power consumption(X7083A)	Ptotal		f = 20MHz				492	mW
Power consumption(X7043A)							330	
Power consumption(X7023A)							210	

* 1 D0 ~ 7, CP0 ~ 3, CLK, RST, A0 ~ 5, CS, RD, WR

* 2 IN0 ~ 7, SYNC, CLR, MARK, SLD, SLD, EL, EL, ORG, EZ, EA, EB, ALM, INP

* 3 D0 ~ 7, CLK, RST, A0 ~ 5, CS, RD, WR

* 4 IN0 ~ 7, SYNC, CLR, MARK, SLD, SLD, EL, EL, ORG, EZ, EA, EB, ALM, INP, CP0 ~ 3

* 5 CLR, SON, PDIR, POUT, OUT0 ~ 7

* 6 MOVE, ERROR, D0 ~ 7

* 7 INT, MOVE, ERROR, D0 ~ 7, CP0 ~ 3

* 8 INT, D0 ~ 7, CP0 ~ 3

* 9 LSI current consumption. Add the current to drive the output.

11-3-2 DC Characteristics (VddIO = 3.3 V ± 10%, Ta = -40 to +85)

Item	Symbol	Condition	MIN.	TYP.	MAX.	Unit
High-level input voltage*1	V _{IH}		2.0			V
High-level input voltage*2			2.4			
Low-level input voltage*1	V _{IL}				0.8	V
Low-level input voltage*2					0.6	
High-level input current	I _{IH}	V _{IH} = VddIO			1.0	μA
Low-level input current*3	I _{IL}	V _{IL} = Vss	-1.0			μA
Low-level input current*4		V _{IL} = Vss, 60kΩPullUP	-30			
High-level output voltage*5	V _{OH}	I _{OH} = -12mA	VddIO-0.4			V
High-level output voltage*6		I _{OH} = -8mA	VddIO-0.4			
Low-level output voltage*5	V _{OL}	I _{OL} = 12mA			0.4	V
Low-level output voltage*7		I _{OL} = 8mA			0.4	
Output leak current*8	I _{OZ}		-1		1	μA
Hysteresis voltage *2	V _H		0.1			V
Current consumption(X7083A)	I _{total}	f = 20MHz			147	mA
Current consumption(X7043A)					95	
Current consumption(X7023A)					60	
Power consumption(X7083A)	P _{total}	f = 20MHz			485	mW
Power consumption(X7043A)					310	
Power consumption(X7023A)					210	

* 1 D0 ~ 7, CP0 ~ 3, CLK, RST, A0 ~ 5, CS, RD, WR

* 2 IN0 ~ 7, SYNC, CLR, MARK, SLD, SLD, FEL, EL, ORG, EZ, EA, EB, ALM, INP

* 3 D0 ~ 7, CLK, RST, A0 ~ 5, CS, RD, WR

* 4 IN0 ~ 7, SYNC, CLR, MARK, SLD, SLD, FEL, EL, ORG, EZ, EA, EB, ALM, INP, CP0 ~ 3

* 5 CLR, SON, PDIR, POUT, OUT0 ~ 7

* 6 MOVE, ERROR, D0 ~ 7

* 7 INT, MOVE, ERROR, D0 ~ 7, CP0 ~ 3

* 8 INT, D0 ~ 7, CP0 ~ 3

* 9 LSI current consumption. Add the current to drive the output.

11-4 Switching Characteristics

11-4-1 CPU Interface (VddIO = 5V ± 10%, VddINT = 3.3V ± 10%, Ta = -40 to +85)

Item	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock frequency	f _{CLK}				20	MHz
Clock period	t _{CLK}		50			ns
Clock Low duration	t _{PWL}		15			ns
Clock High duration	t _{PWH}		16			ns
Read address stable time	t _{AR}		6			ns
Read address retention time	t _{RA}		5			ns
Read pulse width	t _{RR}		13			ns
Data delay time	t _{RD}	CL = 100pF			11	ns
Data float delay time	t _{DF}	CL = 100pF			5	ns
Write address stable time	t _{AW}		0			ns
Write address retention time	t _{WA}		0			ns
Write pulse width	t _{WW}		5			ns
Data setting time	t _{DW}		4			ns
Data retention time	t _{WD}		0			ns
Reset pulse width	t _{RST}		3t _{CLK}			ns
Reset operation time	t _{RSTM}				3t _{CLK}	ns


t_{CLK} : Reference clock period (Min. 50 ns)

11-4-2 CPU Interface (VddIO = 3.3V ± 10%, VddINT = 3.3V ± 10%, Ta = -10 to +85)


Item	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock frequency	f _{CLK}				20	MHz
Clock period	t _{CLK}		50			ns
Clock Low duration	t _{PWL}		15			ns
Clock High duration	t _{PWH}		16			ns
Read address stable time	t _{AR}		6			ns
Read address retention time	t _{RA}		5			ns
Read pulse width	t _{RR}		15			ns
Data delay time	t _{RD}	CL = 100 pF			13	ns
Data float delay time	t _{DF}	CL = 100 pF			5	ns
Write address stable time	t _{AW}		0			ns
Write address retention time	t _{WA}		0			ns
Write pulse width	t _{WW}		5			ns
Data setting time	t _{DW}		4			ns
Data retention time	t _{WD}		0			ns
Reset pulse width	t _{RST}		3t _{CLK}			ns
Reset operation time	t _{RSTM}				3t _{CLK}	ns

t_{CLK} : Reference clock period (Min. 50 ns)


Clock




Read cycle



Write cycle




Reset cycle




11-4-3 Encoder Interface

Item	Symbol	MIN.	TYP.	MAX.	Unit
Edge interval when phase B edge occurs after phase A edge	t_{AB}	$2.5t_{CLK}$			ns
Edge interval when phase A edge occurs after phase B edge	t_{BA}	$2.5t_{CLK}$			ns
Edge interval when phase A edge occurs after phase A edge	t_{AA}	$2.5t_{CLK}$			ns
Edge interval when phase B edge occurs after phase B edge	t_{BB}	$2.5t_{CLK}$			ns

2-clock inputs







2-phase clock input






Encoder input count timing (when forward counting is set)

Upward counting




Downward counting




11-4-4 Input and Output Interface

Pulse output start

A sync start mode




Sync start mode




T: 1 period of startup frequency

Pulse stop

Setting for completing operation when the pulse output completes.



Setting of completing operation when the positioning has completed.




12. Precautions for soldering mounting of this product

This product is a surface mount package.

The heat-resistance of the IC package against stress during soldering is affected by the storage conditions (environment) of the product, and the soldering method and conditions. Therefore, please use this product within the recommended soldering conditions shown below.

Storage conditions before mounting		
	Storage conditions	Term
Before opening the moisture-proof packing	30 °C 85%RH or less	One year period
After opening the moisture-proof packing	30 °C 70%RH or less	One week (168 hours)



Recommended drying condition		
Packing (moisture-proof bag) If the allowable storage period after opening is exceeded, dry processing under the following conditions before mounting Please carry out.		
Humidity	Time	Number of times
125±5 °C	20-36 hours	Within 2 times
The storage conditions from baking to implementation are the same as above. ※ If the shipping type is Tape & Reel, transfer to a heat resistant tray etc. and dry it.		

13. Revision history

Year and month	Contents
July 2013	Rev.0.1 Preliminary version
October 2013	Rev.1.0 <ul style="list-style-type: none"> ▪ Corrected the non-use status of main environmental impact chemical substances of this product. ▪ Corrected the notes on soldering mounting of this product.
February 2016	Rev.2.0 <ul style="list-style-type: none"> ▪ Add content about X7083A.
February 2019	Rev.2.1 <ul style="list-style-type: none"> ▪ Modify and add WRITE cycle and recovery time.
March 2019	Rev.2.2 <ul style="list-style-type: none"> ▪ Correction of READ latency after WRITE cycle. ▪ Non-use status of main environmental impact chemical substances of this product.

The latest information is available on the website. It is full of various information such as various product information, download of manuals, etc. and support information.

Kyopal Homepage



<http://www.kyopal.co.jp/>

Technical inquiries about products ...

support@kyopal.co.jp

For inquiries about products sample lending ...

sales@kyopal.co.jp

Agency

Proposing FA element technology with control board & original LSI.

Kyopal Co., Ltd.

24 Higashiishigatsubo-cho, Nishishichijo, Shimogyo-ku, Kyoto 600-8895 JAPAN
TEL: +81-75-326-2580 FAX: +81-75-326-2581

● Please note that specifications are subject to change without notice for product improvement.

2019.06.26 Rev.2.2